Yucheng Jiang, Hai-Jun Guo, Junhao Zheng, Jingsheng Wang, Songping Mai
{"title":"面向实时应用的高效AVS3内部预测硬件设计","authors":"Yucheng Jiang, Hai-Jun Guo, Junhao Zheng, Jingsheng Wang, Songping Mai","doi":"10.1109/ICTA56932.2022.9963036","DOIUrl":null,"url":null,"abstract":"a hardware-efficient hybrid greedy CU (coding unit) partition algorithm for AVS3 intra prediction, which has advantages over the traditional regression algorithm on both scheduling complexity and resource consumption, is presented. Compared with the NVidia hardware acceleration of HEVC, the proposed algorithm achieves 21% performance improvement on AI (all-intra) configuration for UHD 4K video encoding.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Efficient AVS3 Intra Prediction Hardware Design for Real-time Applications\",\"authors\":\"Yucheng Jiang, Hai-Jun Guo, Junhao Zheng, Jingsheng Wang, Songping Mai\",\"doi\":\"10.1109/ICTA56932.2022.9963036\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"a hardware-efficient hybrid greedy CU (coding unit) partition algorithm for AVS3 intra prediction, which has advantages over the traditional regression algorithm on both scheduling complexity and resource consumption, is presented. Compared with the NVidia hardware acceleration of HEVC, the proposed algorithm achieves 21% performance improvement on AI (all-intra) configuration for UHD 4K video encoding.\",\"PeriodicalId\":325602,\"journal\":{\"name\":\"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICTA56932.2022.9963036\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICTA56932.2022.9963036","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Efficient AVS3 Intra Prediction Hardware Design for Real-time Applications
a hardware-efficient hybrid greedy CU (coding unit) partition algorithm for AVS3 intra prediction, which has advantages over the traditional regression algorithm on both scheduling complexity and resource consumption, is presented. Compared with the NVidia hardware acceleration of HEVC, the proposed algorithm achieves 21% performance improvement on AI (all-intra) configuration for UHD 4K video encoding.