Ali H. Hassan, Maged Ali, Nabil Mohammed, Ahmed M. A. Ali, Mohammed Hassoubh, M. Wagih Ismail, M. Refky, H. Mostafa
{"title":"一个500 MS/s的6位延迟线ADC，具有继承采样和保持","authors":"Ali H. Hassan, Maged Ali, Nabil Mohammed, Ahmed M. A. Ali, Mohammed Hassoubh, M. Wagih Ismail, M. Refky, H. Mostafa","doi":"10.1109/ICM.2014.7071815","DOIUrl":null,"url":null,"abstract":"Analog-to-Digital Converters (ADCs) are essential blocks in digital signal processing systems, software defined radio receivers, and biomedical systems. This paper introduces a 6-bit Delay Line based Analog to Digital Converter (DL-ADC). This DL-ADC utilizes an inherited sample and hold technique to eliminate the dedicated power hungry sample and hold circuit. A prototype of the proposed DL-ADC is implemented in 65nm CMOS technology, where it consumes 1.8 mW and achieves a maximum SNDR of 35.5 dB with sampling rate 500 MHZ with a corresponding Figure of Merit (FOM) of 74.22 fJ/step.","PeriodicalId":107354,"journal":{"name":"2014 26th International Conference on Microelectronics (ICM)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 500 MS/s 6 bits delay line ADC with inherit sample & hold\",\"authors\":\"Ali H. Hassan, Maged Ali, Nabil Mohammed, Ahmed M. A. Ali, Mohammed Hassoubh, M. Wagih Ismail, M. Refky, H. Mostafa\",\"doi\":\"10.1109/ICM.2014.7071815\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Analog-to-Digital Converters (ADCs) are essential blocks in digital signal processing systems, software defined radio receivers, and biomedical systems. This paper introduces a 6-bit Delay Line based Analog to Digital Converter (DL-ADC). This DL-ADC utilizes an inherited sample and hold technique to eliminate the dedicated power hungry sample and hold circuit. A prototype of the proposed DL-ADC is implemented in 65nm CMOS technology, where it consumes 1.8 mW and achieves a maximum SNDR of 35.5 dB with sampling rate 500 MHZ with a corresponding Figure of Merit (FOM) of 74.22 fJ/step.\",\"PeriodicalId\":107354,\"journal\":{\"name\":\"2014 26th International Conference on Microelectronics (ICM)\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 26th International Conference on Microelectronics (ICM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICM.2014.7071815\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 26th International Conference on Microelectronics (ICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM.2014.7071815","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 500 MS/s 6 bits delay line ADC with inherit sample & hold
Analog-to-Digital Converters (ADCs) are essential blocks in digital signal processing systems, software defined radio receivers, and biomedical systems. This paper introduces a 6-bit Delay Line based Analog to Digital Converter (DL-ADC). This DL-ADC utilizes an inherited sample and hold technique to eliminate the dedicated power hungry sample and hold circuit. A prototype of the proposed DL-ADC is implemented in 65nm CMOS technology, where it consumes 1.8 mW and achieves a maximum SNDR of 35.5 dB with sampling rate 500 MHZ with a corresponding Figure of Merit (FOM) of 74.22 fJ/step.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
