费米实验室对撞机探测器硅顶点探测器升级的端口卡

2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149) Pub Date : 2000-11-14 DOI:10.1109/NSSMIC.2000.949888

J. Andresen, M. Bishai, G. Cancelo, G. Derylo, R. Ely, J. Franzen, M. Garcia-Sciveres, Y. Gotra, R. Kwarciany, J. Pérez, A. Shenai, P. Shepard, K. Treptow, S. Zimmermann

{"title":"费米实验室对撞机探测器硅顶点探测器升级的端口卡","authors":"J. Andresen, M. Bishai, G. Cancelo, G. Derylo, R. Ely, J. Franzen, M. Garcia-Sciveres, Y. Gotra, R. Kwarciany, J. Pérez, A. Shenai, P. Shepard, K. Treptow, S. Zimmermann","doi":"10.1109/NSSMIC.2000.949888","DOIUrl":null,"url":null,"abstract":"The Collider Detector at Fermilab is approaching the completion of the Silicon Vertex Detector upgrade for Run II. The Port Card is a Beryllia multichip module developed to control, read out, and regulate power for the silicon strip readout chips. It has two rad-hard Application Specific Integrated Circuits, parallel fiber optic transmitters, and voltage regulators. It resides 14 cm from the accelerator beam inside the tracking volume. The function and location of the Port Card impose severe constraints on its design. This paper presents the Port Card, and describes the adopted solutions to address the main design issues, as well as the result of many characterization tests.","PeriodicalId":445100,"journal":{"name":"2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149)","volume":"96 13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-11-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"The port card for the Silicon Vertex Detector upgrade of the Collider Detector at Fermilab\",\"authors\":\"J. Andresen, M. Bishai, G. Cancelo, G. Derylo, R. Ely, J. Franzen, M. Garcia-Sciveres, Y. Gotra, R. Kwarciany, J. Pérez, A. Shenai, P. Shepard, K. Treptow, S. Zimmermann\",\"doi\":\"10.1109/NSSMIC.2000.949888\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Collider Detector at Fermilab is approaching the completion of the Silicon Vertex Detector upgrade for Run II. The Port Card is a Beryllia multichip module developed to control, read out, and regulate power for the silicon strip readout chips. It has two rad-hard Application Specific Integrated Circuits, parallel fiber optic transmitters, and voltage regulators. It resides 14 cm from the accelerator beam inside the tracking volume. The function and location of the Port Card impose severe constraints on its design. This paper presents the Port Card, and describes the adopted solutions to address the main design issues, as well as the result of many characterization tests.\",\"PeriodicalId\":445100,\"journal\":{\"name\":\"2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149)\",\"volume\":\"96 13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-11-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NSSMIC.2000.949888\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NSSMIC.2000.949888","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

费米实验室的对撞机探测器即将完成Run II的硅顶点探测器升级。端口卡是一个Beryllia多芯片模块开发的控制，读出，和调节功率的硅条读出芯片。它有两个雷达专用集成电路，并行光纤发射器和电压调节器。它位于距加速器束14厘米的跟踪体积内。端口卡的功能和位置对其设计造成了严重的限制。本文介绍了端口卡，并描述了解决主要设计问题所采用的解决方案，以及许多特性测试的结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

The port card for the Silicon Vertex Detector upgrade of the Collider Detector at Fermilab

The Collider Detector at Fermilab is approaching the completion of the Silicon Vertex Detector upgrade for Run II. The Port Card is a Beryllia multichip module developed to control, read out, and regulate power for the silicon strip readout chips. It has two rad-hard Application Specific Integrated Circuits, parallel fiber optic transmitters, and voltage regulators. It resides 14 cm from the accelerator beam inside the tracking volume. The function and location of the Port Card impose severe constraints on its design. This paper presents the Port Card, and describes the adopted solutions to address the main design issues, as well as the result of many characterization tests.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149)

自引率

0.00%

发文量