高精度双缓冲MEMS加速度地震仪的设计

2014 11th International Computer Conference on Wavelet Actiev Media Technology and Information Processing(ICCWAMTIP) Pub Date : 2014-12-01 DOI:10.1109/ICCWAMTIP.2014.7073424

Ping Gan, Huan Yu, Zhuo Chen, Dong Lianli, Xiaohu Shen, Ming Yu, Yu Zhang, Cailan Zeng, Xiaosong Zhang

{"title":"高精度双缓冲MEMS加速度地震仪的设计","authors":"Ping Gan, Huan Yu, Zhuo Chen, Dong Lianli, Xiaohu Shen, Ming Yu, Yu Zhang, Cailan Zeng, Xiaosong Zhang","doi":"10.1109/ICCWAMTIP.2014.7073424","DOIUrl":null,"url":null,"abstract":"In this paper, a new type of high precision double buffered MEMS acceleration seismometer is introduced. The MEMS sensor technology, Σ- delta 24 bits A/D conversion technology are adopted in our method. Furthermore, FPGA extended SDRAM is utilized for the implementation. Experiments show that the detector performance compared with France's DSU3 Sercel co, frequency response reaches 0-784Hz; Power consumption is 160 mV, which can realize the large volume of 128 Mbit cache. The dynamic range and band width has been greatly improved than traditional receiver, and the ability to resist electromagnetic interference is enhanced.","PeriodicalId":211273,"journal":{"name":"2014 11th International Computer Conference on Wavelet Actiev Media Technology and Information Processing(ICCWAMTIP)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The design of high precision double buffer MEMS acceleration seismometer\",\"authors\":\"Ping Gan, Huan Yu, Zhuo Chen, Dong Lianli, Xiaohu Shen, Ming Yu, Yu Zhang, Cailan Zeng, Xiaosong Zhang\",\"doi\":\"10.1109/ICCWAMTIP.2014.7073424\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a new type of high precision double buffered MEMS acceleration seismometer is introduced. The MEMS sensor technology, Σ- delta 24 bits A/D conversion technology are adopted in our method. Furthermore, FPGA extended SDRAM is utilized for the implementation. Experiments show that the detector performance compared with France's DSU3 Sercel co, frequency response reaches 0-784Hz; Power consumption is 160 mV, which can realize the large volume of 128 Mbit cache. The dynamic range and band width has been greatly improved than traditional receiver, and the ability to resist electromagnetic interference is enhanced.\",\"PeriodicalId\":211273,\"journal\":{\"name\":\"2014 11th International Computer Conference on Wavelet Actiev Media Technology and Information Processing(ICCWAMTIP)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 11th International Computer Conference on Wavelet Actiev Media Technology and Information Processing(ICCWAMTIP)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCWAMTIP.2014.7073424\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 11th International Computer Conference on Wavelet Actiev Media Technology and Information Processing(ICCWAMTIP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCWAMTIP.2014.7073424","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

介绍了一种新型高精度双缓冲微机电系统加速度地震仪。本方法采用MEMS传感器技术Σ- delta 24位A/D转换技术。此外，FPGA扩展的SDRAM被用于实现。实验表明，该探测器性能与法国的DSU3 Sercel公司相比，频率响应达到0-784Hz;功耗为160mv，可实现128mbit的大容量缓存。与传统接收机相比，该接收机的动态范围和带宽有了很大的提高，抗电磁干扰的能力得到了增强。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

The design of high precision double buffer MEMS acceleration seismometer

In this paper, a new type of high precision double buffered MEMS acceleration seismometer is introduced. The MEMS sensor technology, Σ- delta 24 bits A/D conversion technology are adopted in our method. Furthermore, FPGA extended SDRAM is utilized for the implementation. Experiments show that the detector performance compared with France's DSU3 Sercel co, frequency response reaches 0-784Hz; Power consumption is 160 mV, which can realize the large volume of 128 Mbit cache. The dynamic range and band width has been greatly improved than traditional receiver, and the ability to resist electromagnetic interference is enhanced.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2014 11th International Computer Conference on Wavelet Actiev Media Technology and Information Processing(ICCWAMTIP)

自引率

0.00%

发文量