Taking advantage of high level functional information to refine timing analysis and timing information

High level functional information, available in a circuit specification, can be used to refine timing analysis or modeling. The notion of functional false path is first introduced. Then, the principles of an accurate timing analysis are presented for circuits made up of a controller and a datapath. The approach takes advantage of the circuit hierarchy to reduce the computation complexity and avoids reporting functional false paths.<>