一种改进的准方波直流链路变换器

M. Cavalcanti, E. D. da Silva, C. Jacobina
{"title":"一种改进的准方波直流链路变换器","authors":"M. Cavalcanti, E. D. da Silva, C. Jacobina","doi":"10.1109/IAS.2002.1042770","DOIUrl":null,"url":null,"abstract":"This paper proposes a quasi-square-wave DC link (QSWDCL) converter, which improves the performance of an existing topology. The proposed circuit provides zero-DC-link voltage notches, during which the inverter switching is effected, and imposes a minimum DC bus voltage stress to the PWM inverter. Simple design conditions are offered. Simulated and experimental results demonstrate the validity of the proposed topologies.","PeriodicalId":202482,"journal":{"name":"Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344)","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"An improved quasi-square-wave DC-link converter\",\"authors\":\"M. Cavalcanti, E. D. da Silva, C. Jacobina\",\"doi\":\"10.1109/IAS.2002.1042770\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a quasi-square-wave DC link (QSWDCL) converter, which improves the performance of an existing topology. The proposed circuit provides zero-DC-link voltage notches, during which the inverter switching is effected, and imposes a minimum DC bus voltage stress to the PWM inverter. Simple design conditions are offered. Simulated and experimental results demonstrate the validity of the proposed topologies.\",\"PeriodicalId\":202482,\"journal\":{\"name\":\"Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344)\",\"volume\":\"33 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-12-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IAS.2002.1042770\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IAS.2002.1042770","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

本文提出了一种准方波直流链路(QSWDCL)变换器,改进了现有拓扑结构的性能。所提出的电路提供零直流链路电压陷波,在此期间逆变器开关受到影响,并对PWM逆变器施加最小的直流母线电压应力。给出了简单的设计条件。仿真和实验结果验证了所提拓扑的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An improved quasi-square-wave DC-link converter
This paper proposes a quasi-square-wave DC link (QSWDCL) converter, which improves the performance of an existing topology. The proposed circuit provides zero-DC-link voltage notches, during which the inverter switching is effected, and imposes a minimum DC bus voltage stress to the PWM inverter. Simple design conditions are offered. Simulated and experimental results demonstrate the validity of the proposed topologies.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信