FPGA技术的模糊算子性能评价

S. Iregui, D. Linares, M. Melgarejo
{"title":"FPGA技术的模糊算子性能评价","authors":"S. Iregui, D. Linares, M. Melgarejo","doi":"10.1109/NAFIPS.2008.4531245","DOIUrl":null,"url":null,"abstract":"This article presents the study of some adders and multipliers using conventional and nonconventional arithmetic, in order to carry out the implementation of fuzzy operators in the inference stage of a fuzzy logic processor. Then, an online arithmetic architecture and a parallel architecture are proposed for the fuzzy operators of an inference engine, based on the arithmetic operators with better performance over field programmable gate array (FPGA) technology. Finally, the implementation of the fuzzy operators and its performance evaluation in terms of operation frequency and occupied area over FPGA technology are carried out.","PeriodicalId":430770,"journal":{"name":"NAFIPS 2008 - 2008 Annual Meeting of the North American Fuzzy Information Processing Society","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Performance evaluation of fuzzy operators for FPGA technology\",\"authors\":\"S. Iregui, D. Linares, M. Melgarejo\",\"doi\":\"10.1109/NAFIPS.2008.4531245\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article presents the study of some adders and multipliers using conventional and nonconventional arithmetic, in order to carry out the implementation of fuzzy operators in the inference stage of a fuzzy logic processor. Then, an online arithmetic architecture and a parallel architecture are proposed for the fuzzy operators of an inference engine, based on the arithmetic operators with better performance over field programmable gate array (FPGA) technology. Finally, the implementation of the fuzzy operators and its performance evaluation in terms of operation frequency and occupied area over FPGA technology are carried out.\",\"PeriodicalId\":430770,\"journal\":{\"name\":\"NAFIPS 2008 - 2008 Annual Meeting of the North American Fuzzy Information Processing Society\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-05-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"NAFIPS 2008 - 2008 Annual Meeting of the North American Fuzzy Information Processing Society\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NAFIPS.2008.4531245\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"NAFIPS 2008 - 2008 Annual Meeting of the North American Fuzzy Information Processing Society","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAFIPS.2008.4531245","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

为了在模糊逻辑处理器的推理阶段实现模糊算子,本文研究了一些常规和非常规算法的加法器和乘法器。然后,基于比现场可编程门阵列(FPGA)技术性能更好的模糊算子,提出了推理机模糊算子的在线算法架构和并行架构。最后,利用FPGA技术对模糊算子进行了实现,并对模糊算子的运行频率和占用面积进行了性能评价。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Performance evaluation of fuzzy operators for FPGA technology
This article presents the study of some adders and multipliers using conventional and nonconventional arithmetic, in order to carry out the implementation of fuzzy operators in the inference stage of a fuzzy logic processor. Then, an online arithmetic architecture and a parallel architecture are proposed for the fuzzy operators of an inference engine, based on the arithmetic operators with better performance over field programmable gate array (FPGA) technology. Finally, the implementation of the fuzzy operators and its performance evaluation in terms of operation frequency and occupied area over FPGA technology are carried out.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信