一种新的基于两步同步器的多电平插值TDC方法

Dahe Liu, Xueyou Shi, Guangyi Chen, Wengao Lu, Zhongiian Chen
{"title":"一种新的基于两步同步器的多电平插值TDC方法","authors":"Dahe Liu, Xueyou Shi, Guangyi Chen, Wengao Lu, Zhongiian Chen","doi":"10.1109/EDSSC.2019.8754482","DOIUrl":null,"url":null,"abstract":"A new multi-level time-to-digital converter (TDC) method capable of reaching high linearity and long dynamic range is presented in this paper. The method is based on a coarse counter and a two-level interpolator with a two-step synchronizer. This method solves the misalignment problem and guarantees synchronized and compatible total results. The synchronizer avoids the meta stability problem. With simulated 45% reduced minimum unit delay, the compensating delay line is shortened in coarse residue restoration. This work could be easily assembled in a multi-channel TDC chip and is aimed for applications such as APD based 3-D ranging.","PeriodicalId":183887,"journal":{"name":"2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)","volume":"83 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A New Multilevel Interpolated TDC Method Based on a Two-Step Synchronizer\",\"authors\":\"Dahe Liu, Xueyou Shi, Guangyi Chen, Wengao Lu, Zhongiian Chen\",\"doi\":\"10.1109/EDSSC.2019.8754482\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new multi-level time-to-digital converter (TDC) method capable of reaching high linearity and long dynamic range is presented in this paper. The method is based on a coarse counter and a two-level interpolator with a two-step synchronizer. This method solves the misalignment problem and guarantees synchronized and compatible total results. The synchronizer avoids the meta stability problem. With simulated 45% reduced minimum unit delay, the compensating delay line is shortened in coarse residue restoration. This work could be easily assembled in a multi-channel TDC chip and is aimed for applications such as APD based 3-D ranging.\",\"PeriodicalId\":183887,\"journal\":{\"name\":\"2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)\",\"volume\":\"83 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2019.8754482\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2019.8754482","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种高线性度、长动态范围的多级时间-数字转换器(TDC)。该方法是基于一个粗计数器和一个带两步同步器的两级插值器。该方法解决了不对准问题,保证了总结果的同步和兼容。同步器避免了元稳定性问题。仿真结果表明,在粗残留恢复中,补偿延迟线缩短,最小单位时延降低45%。这项工作可以很容易地组装在多通道TDC芯片中,旨在应用于基于APD的3d测距等应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A New Multilevel Interpolated TDC Method Based on a Two-Step Synchronizer
A new multi-level time-to-digital converter (TDC) method capable of reaching high linearity and long dynamic range is presented in this paper. The method is based on a coarse counter and a two-level interpolator with a two-step synchronizer. This method solves the misalignment problem and guarantees synchronized and compatible total results. The synchronizer avoids the meta stability problem. With simulated 45% reduced minimum unit delay, the compensating delay line is shortened in coarse residue restoration. This work could be easily assembled in a multi-channel TDC chip and is aimed for applications such as APD based 3-D ranging.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信