用于固定WiMAX通信的低功率基带OFDM接收器IC

2007 IEEE Asian Solid-State Circuits Conference Pub Date : 2007-11-01 DOI:10.1109/ASSCC.2007.4425688

Chi-Chie Chang, Chi-Hong Su, Jen-Ming Wu

{"title":"用于固定WiMAX通信的低功率基带OFDM接收器IC","authors":"Chi-Chie Chang, Chi-Hong Su, Jen-Ming Wu","doi":"10.1109/ASSCC.2007.4425688","DOIUrl":null,"url":null,"abstract":"This paper presents the VLSI design and implementation of the baseband inner receiver for IEEE 802.16-2004 (i.e. the fixed WiMAX) OFDM mode. The design consists of low power packet detection, low complexity CORDIC-based carrier frequency compensation, recursive FFT and channel compensation. In the packet detection and carrier frequency compensation, we use sign-bit method, sliding mapping correlator, and the multiplier mapping function to achieve low complexity design. In the FFT design, we use the radix-8 memory-based recursive FFT to achieve small area design. Fabricated in TSMC 0.18 mum technology, the chip occupies 2.4 x 2.4 mm2 area and consumes about 114 mW under 1.8V power supply.1","PeriodicalId":186095,"journal":{"name":"2007 IEEE Asian Solid-State Circuits Conference","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"A low power baseband OFDM receiver IC for fixed WiMAX communication\",\"authors\":\"Chi-Chie Chang, Chi-Hong Su, Jen-Ming Wu\",\"doi\":\"10.1109/ASSCC.2007.4425688\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the VLSI design and implementation of the baseband inner receiver for IEEE 802.16-2004 (i.e. the fixed WiMAX) OFDM mode. The design consists of low power packet detection, low complexity CORDIC-based carrier frequency compensation, recursive FFT and channel compensation. In the packet detection and carrier frequency compensation, we use sign-bit method, sliding mapping correlator, and the multiplier mapping function to achieve low complexity design. In the FFT design, we use the radix-8 memory-based recursive FFT to achieve small area design. Fabricated in TSMC 0.18 mum technology, the chip occupies 2.4 x 2.4 mm2 area and consumes about 114 mW under 1.8V power supply.1\",\"PeriodicalId\":186095,\"journal\":{\"name\":\"2007 IEEE Asian Solid-State Circuits Conference\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE Asian Solid-State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2007.4425688\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2007.4425688","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 16

摘要

本文介绍了ieee802.16 -2004(即固定WiMAX) OFDM模式下基带内接收机的VLSI设计与实现。该设计包括低功耗数据包检测、低复杂度cordic载波频率补偿、递归FFT和信道补偿。在包检测和载波频率补偿中，我们使用了符号位法、滑动映射相关器和乘法器映射函数来实现低复杂度的设计。在FFT设计中，我们采用基于基数8内存的递归FFT实现小面积设计。该芯片采用台积电0.18 mum工艺制造，面积为2.4 x 2.4 mm2，在1.8V电源下功耗约为114 mW

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A low power baseband OFDM receiver IC for fixed WiMAX communication

This paper presents the VLSI design and implementation of the baseband inner receiver for IEEE 802.16-2004 (i.e. the fixed WiMAX) OFDM mode. The design consists of low power packet detection, low complexity CORDIC-based carrier frequency compensation, recursive FFT and channel compensation. In the packet detection and carrier frequency compensation, we use sign-bit method, sliding mapping correlator, and the multiplier mapping function to achieve low complexity design. In the FFT design, we use the radix-8 memory-based recursive FFT to achieve small area design. Fabricated in TSMC 0.18 mum technology, the chip occupies 2.4 x 2.4 mm2 area and consumes about 114 mW under 1.8V power supply.1

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2007 IEEE Asian Solid-State Circuits Conference

自引率

0.00%

发文量