验证方法，以保证较低的走线阻力

2018 19th International Symposium on Quality Electronic Design (ISQED) Pub Date : 2018-03-01 DOI:10.1109/ISQED.2018.8357297

M. Fakhruddin, Kuok-Khian Lo, J. Karp, M. Hart, Min-Hsing P. Chen

{"title":"验证方法，以保证较低的走线阻力","authors":"M. Fakhruddin, Kuok-Khian Lo, J. Karp, M. Hart, Min-Hsing P. Chen","doi":"10.1109/ISQED.2018.8357297","DOIUrl":null,"url":null,"abstract":"The proposed verification methodology enables designers to meet a maximum resistance specification for the well taps routing. Key strengths of the flow are: automatic identification of both well taps and VDD/VSS grid; comparison of the extracted resistance to a user defined specification value; review of results with a graphical interface; no marker layers to identify the extraction path.","PeriodicalId":213351,"journal":{"name":"2018 19th International Symposium on Quality Electronic Design (ISQED)","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Verification methodology to guarantee low routing resistance to well taps\",\"authors\":\"M. Fakhruddin, Kuok-Khian Lo, J. Karp, M. Hart, Min-Hsing P. Chen\",\"doi\":\"10.1109/ISQED.2018.8357297\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The proposed verification methodology enables designers to meet a maximum resistance specification for the well taps routing. Key strengths of the flow are: automatic identification of both well taps and VDD/VSS grid; comparison of the extracted resistance to a user defined specification value; review of results with a graphical interface; no marker layers to identify the extraction path.\",\"PeriodicalId\":213351,\"journal\":{\"name\":\"2018 19th International Symposium on Quality Electronic Design (ISQED)\",\"volume\":\"48 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 19th International Symposium on Quality Electronic Design (ISQED)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISQED.2018.8357297\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 19th International Symposium on Quality Electronic Design (ISQED)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2018.8357297","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

所提出的验证方法使设计人员能够满足井口走向的最大阻力规范。该流的主要优势是:自动识别井的抽头和VDD/VSS网格;将所提取的电阻与用户定义的规格值进行比较;用图形界面审查结果;没有标记层来识别提取路径。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Verification methodology to guarantee low routing resistance to well taps

The proposed verification methodology enables designers to meet a maximum resistance specification for the well taps routing. Key strengths of the flow are: automatic identification of both well taps and VDD/VSS grid; comparison of the extracted resistance to a user defined specification value; review of results with a graphical interface; no marker layers to identify the extraction path.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2018 19th International Symposium on Quality Electronic Design (ISQED)

自引率

0.00%

发文量