在FPGA上实现拉格朗日插值多项式的模块设计与实现

2016 IEEE Central America and Panama Student Conference (CONESCAPAN) Pub Date : 2016-09-01 DOI:10.1109/CONESCAPAN.2016.8075213

J.A. Gutierrez-Melo, J. J. Raygoza-Panduro, S. Barrios, A. Peña, S. Ortega-Cisneros

{"title":"在FPGA上实现拉格朗日插值多项式的模块设计与实现","authors":"J.A. Gutierrez-Melo, J. J. Raygoza-Panduro, S. Barrios, A. Peña, S. Ortega-Cisneros","doi":"10.1109/CONESCAPAN.2016.8075213","DOIUrl":null,"url":null,"abstract":"The mathematical algorithms implemented in reconfigurable hardware has allowed a progress in logic units that reach a reliable analysis in data processing. The design and implementation of a fixed point module to obtain a Lagrange interpolating polynomial are presented in this paper. The main aim is to implement a FPGA architecture which provides a high accuracy in results.","PeriodicalId":341701,"journal":{"name":"2016 IEEE Central America and Panama Student Conference (CONESCAPAN)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design and implementation of a module to obtain a lagrange interpolating polynomial in a FPGA\",\"authors\":\"J.A. Gutierrez-Melo, J. J. Raygoza-Panduro, S. Barrios, A. Peña, S. Ortega-Cisneros\",\"doi\":\"10.1109/CONESCAPAN.2016.8075213\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The mathematical algorithms implemented in reconfigurable hardware has allowed a progress in logic units that reach a reliable analysis in data processing. The design and implementation of a fixed point module to obtain a Lagrange interpolating polynomial are presented in this paper. The main aim is to implement a FPGA architecture which provides a high accuracy in results.\",\"PeriodicalId\":341701,\"journal\":{\"name\":\"2016 IEEE Central America and Panama Student Conference (CONESCAPAN)\",\"volume\":\"28 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Central America and Panama Student Conference (CONESCAPAN)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CONESCAPAN.2016.8075213\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Central America and Panama Student Conference (CONESCAPAN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CONESCAPAN.2016.8075213","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

在可重构硬件中实现的数学算法使得逻辑单元在数据处理中达到可靠的分析。本文给出了一个求解拉格朗日插值多项式的不动点模块的设计与实现。主要目的是实现一种能够提供高精度结果的FPGA架构。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Design and implementation of a module to obtain a lagrange interpolating polynomial in a FPGA

The mathematical algorithms implemented in reconfigurable hardware has allowed a progress in logic units that reach a reliable analysis in data processing. The design and implementation of a fixed point module to obtain a Lagrange interpolating polynomial are presented in this paper. The main aim is to implement a FPGA architecture which provides a high accuracy in results.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 IEEE Central America and Panama Student Conference (CONESCAPAN)

自引率

0.00%

发文量