新型双比特率DECT的收发器原型设计

Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257) Pub Date : 2001-08-14 DOI:10.1109/MWSCAS.2001.986189

J.A. Lopez, C. Carreras, O. Nieto-Taladriz

{"title":"新型双比特率DECT的收发器原型设计","authors":"J.A. Lopez, C. Carreras, O. Nieto-Taladriz","doi":"10.1109/MWSCAS.2001.986189","DOIUrl":null,"url":null,"abstract":"This paper presents the prototyping process for the implementation of the digital blocks of a wireless DECT transceiver that doubles the bit rate of the standard, placing special emphasis on the methodologies developed for architecture generation and wordlength validation. Some implementation results are also given at the end of the paper.","PeriodicalId":403026,"journal":{"name":"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-08-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Prototyping design of a transceiver for the new double bitrate DECT\",\"authors\":\"J.A. Lopez, C. Carreras, O. Nieto-Taladriz\",\"doi\":\"10.1109/MWSCAS.2001.986189\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the prototyping process for the implementation of the digital blocks of a wireless DECT transceiver that doubles the bit rate of the standard, placing special emphasis on the methodologies developed for architecture generation and wordlength validation. Some implementation results are also given at the end of the paper.\",\"PeriodicalId\":403026,\"journal\":{\"name\":\"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-08-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2001.986189\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2001.986189","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文介绍了实现无线DECT收发器的数字模块的原型过程，该模块将标准的比特率提高了一倍，特别强调了为架构生成和字长验证开发的方法。最后给出了一些实现结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Prototyping design of a transceiver for the new double bitrate DECT

This paper presents the prototyping process for the implementation of the digital blocks of a wireless DECT transceiver that doubles the bit rate of the standard, placing special emphasis on the methodologies developed for architecture generation and wordlength validation. Some implementation results are also given at the end of the paper.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)

自引率

0.00%

发文量