M. Tarek, Ibnu Ziad, Y. Alkabani, M. Watheq El-Kharashi
{"title":"稠密线性系统高斯-约当消元的硬件解","authors":"M. Tarek, Ibnu Ziad, Y. Alkabani, M. Watheq El-Kharashi","doi":"10.1109/PACRIM.2015.7334863","DOIUrl":null,"url":null,"abstract":"Gauss-Jordan Elimination (GJE) is a popular method for solving systems of linear equations. Much work has been done to design high throughput, low cost, FPGA-based architectures for GJE. However, as the interest in energy efficient designs increases, power consumption becomes a prevalent metric that must be considered in any FPGA-based implementation. In this paper, we present a scalable architecture that can efficiently solve any generic system of linear equations using GJE with a single-precision floating-point accuracy and reasonable power and area overheads. Comparisons with two previous implementations show the efficiency of our design.","PeriodicalId":350052,"journal":{"name":"2015 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"On hardware solution of dense linear systems via Gauss-Jordan Elimination\",\"authors\":\"M. Tarek, Ibnu Ziad, Y. Alkabani, M. Watheq El-Kharashi\",\"doi\":\"10.1109/PACRIM.2015.7334863\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Gauss-Jordan Elimination (GJE) is a popular method for solving systems of linear equations. Much work has been done to design high throughput, low cost, FPGA-based architectures for GJE. However, as the interest in energy efficient designs increases, power consumption becomes a prevalent metric that must be considered in any FPGA-based implementation. In this paper, we present a scalable architecture that can efficiently solve any generic system of linear equations using GJE with a single-precision floating-point accuracy and reasonable power and area overheads. Comparisons with two previous implementations show the efficiency of our design.\",\"PeriodicalId\":350052,\"journal\":{\"name\":\"2015 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)\",\"volume\":\"30 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-11-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PACRIM.2015.7334863\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PACRIM.2015.7334863","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
On hardware solution of dense linear systems via Gauss-Jordan Elimination
Gauss-Jordan Elimination (GJE) is a popular method for solving systems of linear equations. Much work has been done to design high throughput, low cost, FPGA-based architectures for GJE. However, as the interest in energy efficient designs increases, power consumption becomes a prevalent metric that must be considered in any FPGA-based implementation. In this paper, we present a scalable architecture that can efficiently solve any generic system of linear equations using GJE with a single-precision floating-point accuracy and reasonable power and area overheads. Comparisons with two previous implementations show the efficiency of our design.