基于UVM的ABCStar测试平台研究

2016 IEEE-NPSS Real Time Conference (RT) Pub Date : 2016-08-15 DOI:10.1109/RTC.2016.7543181

Li-bo Cheng, F. Anghinolfi, Ke Wang, Hong-Bo Zhu, W. Lu, Zhen-an Liu

{"title":"基于UVM的ABCStar测试平台研究","authors":"Li-bo Cheng, F. Anghinolfi, Ke Wang, Hong-Bo Zhu, W. Lu, Zhen-an Liu","doi":"10.1109/RTC.2016.7543181","DOIUrl":null,"url":null,"abstract":"As physicists want to put more and more functionalities and algorithms into frontend ASICs, the logic design (of some ASICs) become more and more complicated. A reliable, robust functional verification testbench is one of the most important part during ASIC design. This paper presents a well-constructed testbench based on Universal Verification Methodology(UVM) research for ATLAS Phase-II upgrade silicon strip detector front-end readout chip.","PeriodicalId":383702,"journal":{"name":"2016 IEEE-NPSS Real Time Conference (RT)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-08-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A testbench research based on UVM for ABCStar\",\"authors\":\"Li-bo Cheng, F. Anghinolfi, Ke Wang, Hong-Bo Zhu, W. Lu, Zhen-an Liu\",\"doi\":\"10.1109/RTC.2016.7543181\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As physicists want to put more and more functionalities and algorithms into frontend ASICs, the logic design (of some ASICs) become more and more complicated. A reliable, robust functional verification testbench is one of the most important part during ASIC design. This paper presents a well-constructed testbench based on Universal Verification Methodology(UVM) research for ATLAS Phase-II upgrade silicon strip detector front-end readout chip.\",\"PeriodicalId\":383702,\"journal\":{\"name\":\"2016 IEEE-NPSS Real Time Conference (RT)\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-08-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE-NPSS Real Time Conference (RT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RTC.2016.7543181\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE-NPSS Real Time Conference (RT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RTC.2016.7543181","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

由于物理学家希望将越来越多的功能和算法放入前端asic中，因此(某些asic)的逻辑设计变得越来越复杂。一个可靠、健壮的功能验证试验台是集成电路设计的重要组成部分之一。本文提出了基于通用验证方法(UVM)研究的ATLAS二期升级型硅条探测器前端读出芯片测试平台。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A testbench research based on UVM for ABCStar

As physicists want to put more and more functionalities and algorithms into frontend ASICs, the logic design (of some ASICs) become more and more complicated. A reliable, robust functional verification testbench is one of the most important part during ASIC design. This paper presents a well-constructed testbench based on Universal Verification Methodology(UVM) research for ATLAS Phase-II upgrade silicon strip detector front-end readout chip.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 IEEE-NPSS Real Time Conference (RT)

自引率

0.00%

发文量