N. M. Zawawi, M. F. Ain, S. Hassan, M. Zakariya, C.Y. Hui, R. Hussin
{"title":"在FPGA上实现WCDMA数字上变频","authors":"N. M. Zawawi, M. F. Ain, S. Hassan, M. Zakariya, C.Y. Hui, R. Hussin","doi":"10.1109/RFM.2008.4897372","DOIUrl":null,"url":null,"abstract":"This paper will discuss the design and implementation of the digital up converter (DUC) in Field Programmable Gate Array (FPGA). DUC is a digital circuit which generating digital intermediate frequency (IF) signal from low complex digital baseband signal. The DUC provides pulse shaping, interpolation and frequency translation where the up-sampled signal is shifted from centered frequency (0 Hz) to intermediate frequency. Due to Wideband Code Division Multiple Access (WCDMA) specifications, the DUC is to pulse shaped and up sampled the baseband signal by a factor of 16. The DUC up sampled the signal up to 61.44 MHz.","PeriodicalId":329128,"journal":{"name":"2008 IEEE International RF and Microwave Conference","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"Implementing WCDMA digital up converter in FPGA\",\"authors\":\"N. M. Zawawi, M. F. Ain, S. Hassan, M. Zakariya, C.Y. Hui, R. Hussin\",\"doi\":\"10.1109/RFM.2008.4897372\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper will discuss the design and implementation of the digital up converter (DUC) in Field Programmable Gate Array (FPGA). DUC is a digital circuit which generating digital intermediate frequency (IF) signal from low complex digital baseband signal. The DUC provides pulse shaping, interpolation and frequency translation where the up-sampled signal is shifted from centered frequency (0 Hz) to intermediate frequency. Due to Wideband Code Division Multiple Access (WCDMA) specifications, the DUC is to pulse shaped and up sampled the baseband signal by a factor of 16. The DUC up sampled the signal up to 61.44 MHz.\",\"PeriodicalId\":329128,\"journal\":{\"name\":\"2008 IEEE International RF and Microwave Conference\",\"volume\":\"21 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 IEEE International RF and Microwave Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFM.2008.4897372\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International RF and Microwave Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFM.2008.4897372","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
This paper will discuss the design and implementation of the digital up converter (DUC) in Field Programmable Gate Array (FPGA). DUC is a digital circuit which generating digital intermediate frequency (IF) signal from low complex digital baseband signal. The DUC provides pulse shaping, interpolation and frequency translation where the up-sampled signal is shifted from centered frequency (0 Hz) to intermediate frequency. Due to Wideband Code Division Multiple Access (WCDMA) specifications, the DUC is to pulse shaped and up sampled the baseband signal by a factor of 16. The DUC up sampled the signal up to 61.44 MHz.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
