使用嵌套迭代的全微分折叠Cascode OTA设计自动化

A. M. Abdel-Aziz, Omar H. Fawzy, Haytham O. Zahran, Karim A. Tera, M. Sabry, H. Omran
{"title":"使用嵌套迭代的全微分折叠Cascode OTA设计自动化","authors":"A. M. Abdel-Aziz, Omar H. Fawzy, Haytham O. Zahran, Karim A. Tera, M. Sabry, H. Omran","doi":"10.1109/JEC-ECC.2018.8679537","DOIUrl":null,"url":null,"abstract":"Analog amplifiers are indispensable in any analog/mixed-signal system. The design of an operational transconductance amplifier (OTA) to meet a set of specifications is a non-trivial task that requires analog design expertise and time consuming simulations. In this paper, we present a systematic and automated design flow for the most popular integrated circuit OTA architecture, namely, the folded cascode OTA. The design procedure is customized for using the OTA in a fully-differential switched capacitor amplifier application. The presented design flow uses the gm/ID methodology and is automated using MAT-LAB. The OTA transistor sizing is computed using a nested iterative procedure. The design procedure takes into account the effect of several circuit parameters that have no closed form solutions, without invoking a simulation engine inside the loop. A complete design example is illustrated and verified using Cadence Spectre simulator.","PeriodicalId":197824,"journal":{"name":"2018 International Japan-Africa Conference on Electronics, Communications and Computations (JAC-ECC)","volume":"75 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Design Automation of Fully-Differential Folded Cascode OTA Using Nested Iterations\",\"authors\":\"A. M. Abdel-Aziz, Omar H. Fawzy, Haytham O. Zahran, Karim A. Tera, M. Sabry, H. Omran\",\"doi\":\"10.1109/JEC-ECC.2018.8679537\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Analog amplifiers are indispensable in any analog/mixed-signal system. The design of an operational transconductance amplifier (OTA) to meet a set of specifications is a non-trivial task that requires analog design expertise and time consuming simulations. In this paper, we present a systematic and automated design flow for the most popular integrated circuit OTA architecture, namely, the folded cascode OTA. The design procedure is customized for using the OTA in a fully-differential switched capacitor amplifier application. The presented design flow uses the gm/ID methodology and is automated using MAT-LAB. The OTA transistor sizing is computed using a nested iterative procedure. The design procedure takes into account the effect of several circuit parameters that have no closed form solutions, without invoking a simulation engine inside the loop. A complete design example is illustrated and verified using Cadence Spectre simulator.\",\"PeriodicalId\":197824,\"journal\":{\"name\":\"2018 International Japan-Africa Conference on Electronics, Communications and Computations (JAC-ECC)\",\"volume\":\"75 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Japan-Africa Conference on Electronics, Communications and Computations (JAC-ECC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/JEC-ECC.2018.8679537\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Japan-Africa Conference on Electronics, Communications and Computations (JAC-ECC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/JEC-ECC.2018.8679537","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

模拟放大器在任何模拟/混合信号系统中都是必不可少的。设计符合一系列规范的操作跨导放大器(OTA)是一项非常重要的任务,需要模拟设计专业知识和耗时的模拟。在本文中,我们提出了最流行的集成电路OTA架构的系统和自动化设计流程,即折叠级联式OTA。设计程序是为在全差分开关电容放大器应用中使用OTA而定制的。所提出的设计流程使用gm/ID方法,并使用MAT-LAB自动化。OTA晶体管尺寸是使用嵌套迭代过程计算的。设计过程考虑了几个没有闭合形式解的电路参数的影响,而不调用环路内的仿真引擎。最后给出了一个完整的设计实例,并利用Cadence Spectre模拟器进行了验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design Automation of Fully-Differential Folded Cascode OTA Using Nested Iterations
Analog amplifiers are indispensable in any analog/mixed-signal system. The design of an operational transconductance amplifier (OTA) to meet a set of specifications is a non-trivial task that requires analog design expertise and time consuming simulations. In this paper, we present a systematic and automated design flow for the most popular integrated circuit OTA architecture, namely, the folded cascode OTA. The design procedure is customized for using the OTA in a fully-differential switched capacitor amplifier application. The presented design flow uses the gm/ID methodology and is automated using MAT-LAB. The OTA transistor sizing is computed using a nested iterative procedure. The design procedure takes into account the effect of several circuit parameters that have no closed form solutions, without invoking a simulation engine inside the loop. A complete design example is illustrated and verified using Cadence Spectre simulator.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信