硬件实现高斯混合模型前景目标分割算法在超高分辨率视频流中的实时工作

P. Janus, T. Kryjak
{"title":"硬件实现高斯混合模型前景目标分割算法在超高分辨率视频流中的实时工作","authors":"P. Janus, T. Kryjak","doi":"10.23919/SPA.2018.8563404","DOIUrl":null,"url":null,"abstract":"In this paper a hardware implementation of the Gaussian Mixture Model algorithm for background modelling and foreground object segmentation is presented. The proposed vision system is able to handle video stream with resolution up to 4K ($3840 \\times 2160$ pixels) and 60 frames per second. Moreover, the constraints caused by memory bandwidth limit are also discussed and a few different solutions to tackle this issue have been considered. The designed modules have been verified on the ZCU 102 development board with Xilinx Zynq UltraScale+ MPSoC device. Additionally, the computing performance and power consumption have been estimated.","PeriodicalId":265587,"journal":{"name":"2018 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Hardware implementation of the Gaussian Mixture Model foreground object segmentation algorithm working with ultra-high resolution video stream in real-time\",\"authors\":\"P. Janus, T. Kryjak\",\"doi\":\"10.23919/SPA.2018.8563404\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper a hardware implementation of the Gaussian Mixture Model algorithm for background modelling and foreground object segmentation is presented. The proposed vision system is able to handle video stream with resolution up to 4K ($3840 \\\\times 2160$ pixels) and 60 frames per second. Moreover, the constraints caused by memory bandwidth limit are also discussed and a few different solutions to tackle this issue have been considered. The designed modules have been verified on the ZCU 102 development board with Xilinx Zynq UltraScale+ MPSoC device. Additionally, the computing performance and power consumption have been estimated.\",\"PeriodicalId\":265587,\"journal\":{\"name\":\"2018 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/SPA.2018.8563404\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/SPA.2018.8563404","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文提出了一种用于背景建模和前景目标分割的高斯混合模型算法的硬件实现。所提出的视觉系统能够处理分辨率高达4K(3840美元× 2160美元像素)和每秒60帧的视频流。此外,还讨论了由内存带宽限制引起的约束,并考虑了解决这一问题的几种不同解决方案。设计的模块已在ZCU 102开发板上使用Xilinx Zynq UltraScale+ MPSoC器件进行了验证。此外,还对计算性能和功耗进行了估计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Hardware implementation of the Gaussian Mixture Model foreground object segmentation algorithm working with ultra-high resolution video stream in real-time
In this paper a hardware implementation of the Gaussian Mixture Model algorithm for background modelling and foreground object segmentation is presented. The proposed vision system is able to handle video stream with resolution up to 4K ($3840 \times 2160$ pixels) and 60 frames per second. Moreover, the constraints caused by memory bandwidth limit are also discussed and a few different solutions to tackle this issue have been considered. The designed modules have been verified on the ZCU 102 development board with Xilinx Zynq UltraScale+ MPSoC device. Additionally, the computing performance and power consumption have been estimated.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信