基于Spartan-6 FPGA的低压互补金属氧化物半导体高效UART设计

Abhishek Kumar, B. Pandey, D. M. Akbar Hussain, M. Atiqur Rahman, Vishal Jain, Ayoub Bahanasse
{"title":"基于Spartan-6 FPGA的低压互补金属氧化物半导体高效UART设计","authors":"Abhishek Kumar, B. Pandey, D. M. Akbar Hussain, M. Atiqur Rahman, Vishal Jain, Ayoub Bahanasse","doi":"10.1109/CICN.2019.8902356","DOIUrl":null,"url":null,"abstract":"UART is the most popular two-wire communication interface. It is recognized as Universal Asynchronous Receiver Transmitter. It is a one of the essential element in Communication System to communicate two micro controller based system. It is widely used in case of small distance communication. The implementation of UART's with VHDL can be unified into FPGA for the achievement of stable, reliable, and compact data transmission. Our main aim to implement and design an energy efficient model for that we have used the LVCMOS IO standards and we are comparing our design with a normal UART. In this paper, it has been illustrated that the demand for total power reduced with LVCMOS IO/Standard based UARTs in compare to default IO standards. This paper illustrates differences on the basis of the power consumption by the LVCMOS based energy efficient Universal Asynchronous Receiver Transmitter (UART) and Default IO/Standard based UARTs.","PeriodicalId":329966,"journal":{"name":"2019 11th International Conference on Computational Intelligence and Communication Networks (CICN)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Low Voltage Complementary Metal Oxide Semiconductor Based Energy Efficient UART Design on Spartan-6 FPGA\",\"authors\":\"Abhishek Kumar, B. Pandey, D. M. Akbar Hussain, M. Atiqur Rahman, Vishal Jain, Ayoub Bahanasse\",\"doi\":\"10.1109/CICN.2019.8902356\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"UART is the most popular two-wire communication interface. It is recognized as Universal Asynchronous Receiver Transmitter. It is a one of the essential element in Communication System to communicate two micro controller based system. It is widely used in case of small distance communication. The implementation of UART's with VHDL can be unified into FPGA for the achievement of stable, reliable, and compact data transmission. Our main aim to implement and design an energy efficient model for that we have used the LVCMOS IO standards and we are comparing our design with a normal UART. In this paper, it has been illustrated that the demand for total power reduced with LVCMOS IO/Standard based UARTs in compare to default IO standards. This paper illustrates differences on the basis of the power consumption by the LVCMOS based energy efficient Universal Asynchronous Receiver Transmitter (UART) and Default IO/Standard based UARTs.\",\"PeriodicalId\":329966,\"journal\":{\"name\":\"2019 11th International Conference on Computational Intelligence and Communication Networks (CICN)\",\"volume\":\"19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 11th International Conference on Computational Intelligence and Communication Networks (CICN)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICN.2019.8902356\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 11th International Conference on Computational Intelligence and Communication Networks (CICN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICN.2019.8902356","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

UART是最流行的双线通信接口。它被公认为通用异步收发器。基于两个单片机的通信系统是通信系统的重要组成部分之一。广泛应用于小距离通信场合。用VHDL实现UART可以统一到FPGA中,实现稳定、可靠、紧凑的数据传输。我们的主要目标是实现和设计一个节能模型,我们已经使用了LVCMOS IO标准,我们正在将我们的设计与正常的UART进行比较。在本文中,已经说明了与默认IO标准相比,基于LVCMOS IO/标准的UARTs对总功率的需求降低了。本文阐述了基于LVCMOS的节能通用异步收发器(UART)和基于默认IO/标准的UART的功耗差异。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Low Voltage Complementary Metal Oxide Semiconductor Based Energy Efficient UART Design on Spartan-6 FPGA
UART is the most popular two-wire communication interface. It is recognized as Universal Asynchronous Receiver Transmitter. It is a one of the essential element in Communication System to communicate two micro controller based system. It is widely used in case of small distance communication. The implementation of UART's with VHDL can be unified into FPGA for the achievement of stable, reliable, and compact data transmission. Our main aim to implement and design an energy efficient model for that we have used the LVCMOS IO standards and we are comparing our design with a normal UART. In this paper, it has been illustrated that the demand for total power reduced with LVCMOS IO/Standard based UARTs in compare to default IO standards. This paper illustrates differences on the basis of the power consumption by the LVCMOS based energy efficient Universal Asynchronous Receiver Transmitter (UART) and Default IO/Standard based UARTs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信