基于65纳米CMOS技术的新型快速开关5-GHz相位插补器

Muhamed F. Allam, H. Omran, S. Ibrahim
{"title":"基于65纳米CMOS技术的新型快速开关5-GHz相位插补器","authors":"Muhamed F. Allam, H. Omran, S. Ibrahim","doi":"10.1109/NRSC52299.2021.9509782","DOIUrl":null,"url":null,"abstract":"This paper presents a fast-switching phase-interpolator (PI) operating at 5-GHz with superior linearity. The PI is designed for high bandwidth clock and data recovery (CDR) to enable high jitter-tolerance (JTOL) in serial-link applications. It is based on a current-switching topology to enable a high phase-update rate. It also employs an adaptive regenerative amplifier (ARA) to prevent amplitude-dependent delays. This PI consists of cascaded trigonometric phase-interpolator (TPI) and linear phase-interpolator (LPI) stages together with cross-coupled devices load to immensely enhance its linearity, enabling an 8-bit resolution with an integral nonlinearity (INL) of 0.5 LSB and differential nonlinearity (DNL) of 0.15 LSB. The PI is implemented in 65-nm CMOS technology, operating under a 1.2 V supply with a current consumption of 26mA.","PeriodicalId":231431,"journal":{"name":"2021 38th National Radio Science Conference (NRSC)","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-07-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Novel Fast-Switching 5-GHz Phase-Interpolator with Superior Linearity in 65-nm CMOS Technology\",\"authors\":\"Muhamed F. Allam, H. Omran, S. Ibrahim\",\"doi\":\"10.1109/NRSC52299.2021.9509782\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a fast-switching phase-interpolator (PI) operating at 5-GHz with superior linearity. The PI is designed for high bandwidth clock and data recovery (CDR) to enable high jitter-tolerance (JTOL) in serial-link applications. It is based on a current-switching topology to enable a high phase-update rate. It also employs an adaptive regenerative amplifier (ARA) to prevent amplitude-dependent delays. This PI consists of cascaded trigonometric phase-interpolator (TPI) and linear phase-interpolator (LPI) stages together with cross-coupled devices load to immensely enhance its linearity, enabling an 8-bit resolution with an integral nonlinearity (INL) of 0.5 LSB and differential nonlinearity (DNL) of 0.15 LSB. The PI is implemented in 65-nm CMOS technology, operating under a 1.2 V supply with a current consumption of 26mA.\",\"PeriodicalId\":231431,\"journal\":{\"name\":\"2021 38th National Radio Science Conference (NRSC)\",\"volume\":\"54 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-07-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 38th National Radio Science Conference (NRSC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NRSC52299.2021.9509782\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 38th National Radio Science Conference (NRSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NRSC52299.2021.9509782","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种工作频率为5ghz、线性度高的快速开关相位插补器(PI)。该PI专为高带宽时钟和数据恢复(CDR)而设计,以实现串行链路应用中的高抖动容限(JTOL)。它基于电流开关拓扑结构,以实现高相位更新率。它还采用了自适应再生放大器(ARA)来防止幅度相关的延迟。该PI由级联三角相位插补器(TPI)和线性相位插补器(LPI)级和交叉耦合器件负载组成,极大地提高了其线性度,实现了8位分辨率,积分非线性(INL)为0.5 LSB,微分非线性(DNL)为0.15 LSB。PI采用65纳米CMOS技术,在1.2 V电源下工作,电流消耗为26mA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Novel Fast-Switching 5-GHz Phase-Interpolator with Superior Linearity in 65-nm CMOS Technology
This paper presents a fast-switching phase-interpolator (PI) operating at 5-GHz with superior linearity. The PI is designed for high bandwidth clock and data recovery (CDR) to enable high jitter-tolerance (JTOL) in serial-link applications. It is based on a current-switching topology to enable a high phase-update rate. It also employs an adaptive regenerative amplifier (ARA) to prevent amplitude-dependent delays. This PI consists of cascaded trigonometric phase-interpolator (TPI) and linear phase-interpolator (LPI) stages together with cross-coupled devices load to immensely enhance its linearity, enabling an 8-bit resolution with an integral nonlinearity (INL) of 0.5 LSB and differential nonlinearity (DNL) of 0.15 LSB. The PI is implemented in 65-nm CMOS technology, operating under a 1.2 V supply with a current consumption of 26mA.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信