一个1.3V-1.8V可配置锁相环与自适应电荷泵

S. Jandhyala, Soumya Tapse
{"title":"一个1.3V-1.8V可配置锁相环与自适应电荷泵","authors":"S. Jandhyala, Soumya Tapse","doi":"10.1109/DISCOVER.2016.7806236","DOIUrl":null,"url":null,"abstract":"In this manuscript, we propose a robust phase locked loop (PLL) using an adaptive, low current-mismatch charge pump in 180nm UMC MPW RF process targeted for internet of things (IoT) applications. The PLL operates over a supply voltage range of 1.3V-1.8V, generating locking frequencies in the range 500 MHz to 1.5 GHz. The proposed charge pump limits the variation in charging and discharging currents to 0.03% of its biasing value, which is designed to be 34.7uA, for change in control voltage from 0.4 V to 1.1 V. Power consumption of the PLL is limited to 2.3mW at 1.8V supply voltage and reduces to 0.9mW for a supply voltage of 1.3V. A 10bit successive approximation register analog to digital converter (SAR ADC) is operated using the proposed PLL and the effect of variation in frequency on its output is demonstrated.","PeriodicalId":383554,"journal":{"name":"2016 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 1.3V–1.8V configurable phase locked loop with an adaptive charge pump\",\"authors\":\"S. Jandhyala, Soumya Tapse\",\"doi\":\"10.1109/DISCOVER.2016.7806236\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this manuscript, we propose a robust phase locked loop (PLL) using an adaptive, low current-mismatch charge pump in 180nm UMC MPW RF process targeted for internet of things (IoT) applications. The PLL operates over a supply voltage range of 1.3V-1.8V, generating locking frequencies in the range 500 MHz to 1.5 GHz. The proposed charge pump limits the variation in charging and discharging currents to 0.03% of its biasing value, which is designed to be 34.7uA, for change in control voltage from 0.4 V to 1.1 V. Power consumption of the PLL is limited to 2.3mW at 1.8V supply voltage and reduces to 0.9mW for a supply voltage of 1.3V. A 10bit successive approximation register analog to digital converter (SAR ADC) is operated using the proposed PLL and the effect of variation in frequency on its output is demonstrated.\",\"PeriodicalId\":383554,\"journal\":{\"name\":\"2016 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER)\",\"volume\":\"50 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DISCOVER.2016.7806236\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DISCOVER.2016.7806236","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

在本文中,我们提出了一种鲁棒锁相环(PLL),该锁相环使用自适应低电流失配电荷泵,用于180nm UMC MPW射频工艺,目标是物联网(IoT)应用。锁相环工作在1.3V-1.8V的电源电压范围内,产生500 MHz至1.5 GHz范围内的锁定频率。当控制电压从0.4 V变化到1.1 V时,所提出的电荷泵将充放电电流的变化限制在其偏置值(设计为34.7uA)的0.03%。电源电压为1.8V时,锁相环的功耗限制在2.3mW,电源电压为1.3V时,功耗降低到0.9mW。利用所提出的锁相环操作一个10位连续逼近寄存器模拟数字转换器(SAR ADC),并演示了频率变化对其输出的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 1.3V–1.8V configurable phase locked loop with an adaptive charge pump
In this manuscript, we propose a robust phase locked loop (PLL) using an adaptive, low current-mismatch charge pump in 180nm UMC MPW RF process targeted for internet of things (IoT) applications. The PLL operates over a supply voltage range of 1.3V-1.8V, generating locking frequencies in the range 500 MHz to 1.5 GHz. The proposed charge pump limits the variation in charging and discharging currents to 0.03% of its biasing value, which is designed to be 34.7uA, for change in control voltage from 0.4 V to 1.1 V. Power consumption of the PLL is limited to 2.3mW at 1.8V supply voltage and reduces to 0.9mW for a supply voltage of 1.3V. A 10bit successive approximation register analog to digital converter (SAR ADC) is operated using the proposed PLL and the effect of variation in frequency on its output is demonstrated.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信