面向WiMax OFDM模式的高效连续流存储器FFT处理器

P. Tsai, T. Lee, T. Chiueh
{"title":"面向WiMax OFDM模式的高效连续流存储器FFT处理器","authors":"P. Tsai, T. Lee, T. Chiueh","doi":"10.1109/ISPACS.2006.364733","DOIUrl":null,"url":null,"abstract":"This paper presents a fast Fourier transform (FFT) processor suitable for IEEE 802.16e (WiMax) OFDM mode. FFT/IFFT processors are very crucial in OFDM transceivers and they usually consume considerable power as well as occupy large area. The proposed FFT processor combines the pipelined architecture and the memory-based architecture so that it can operate at the sample rate and thus achieve power efficiency. The processor is based on the multipath delay commutator architecture with high-radix arithmetic units and two main memories for input buffering, intermediate storage, and output reordering. A proposed conflict-free memory addressing strategy makes possible continuous-flow FFT processing. Simulation results show that it achieves a 29% saving in power consumption.","PeriodicalId":178644,"journal":{"name":"2006 International Symposium on Intelligent Signal Processing and Communications","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":"{\"title\":\"Power-Efficient Continuous-Flow Memory-Based FFT Processor for WiMax OFDM Mode\",\"authors\":\"P. Tsai, T. Lee, T. Chiueh\",\"doi\":\"10.1109/ISPACS.2006.364733\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a fast Fourier transform (FFT) processor suitable for IEEE 802.16e (WiMax) OFDM mode. FFT/IFFT processors are very crucial in OFDM transceivers and they usually consume considerable power as well as occupy large area. The proposed FFT processor combines the pipelined architecture and the memory-based architecture so that it can operate at the sample rate and thus achieve power efficiency. The processor is based on the multipath delay commutator architecture with high-radix arithmetic units and two main memories for input buffering, intermediate storage, and output reordering. A proposed conflict-free memory addressing strategy makes possible continuous-flow FFT processing. Simulation results show that it achieves a 29% saving in power consumption.\",\"PeriodicalId\":178644,\"journal\":{\"name\":\"2006 International Symposium on Intelligent Signal Processing and Communications\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"15\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 International Symposium on Intelligent Signal Processing and Communications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPACS.2006.364733\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 International Symposium on Intelligent Signal Processing and Communications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPACS.2006.364733","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

摘要

提出了一种适用于IEEE 802.16e (WiMax) OFDM模式的快速傅里叶变换(FFT)处理器。FFT/IFFT处理器在OFDM收发器中是非常关键的,它通常消耗相当大的功率和占地面积。所提出的FFT处理器结合了流水线架构和基于内存的架构,使其能够在采样率下运行,从而实现功耗效率。该处理器基于多径延迟换向器结构,具有高基数算术单元和两个主存储器,用于输入缓冲、中间存储和输出重排序。提出的无冲突内存寻址策略使连续流FFT处理成为可能。仿真结果表明,该方法可节省29%的功耗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Power-Efficient Continuous-Flow Memory-Based FFT Processor for WiMax OFDM Mode
This paper presents a fast Fourier transform (FFT) processor suitable for IEEE 802.16e (WiMax) OFDM mode. FFT/IFFT processors are very crucial in OFDM transceivers and they usually consume considerable power as well as occupy large area. The proposed FFT processor combines the pipelined architecture and the memory-based architecture so that it can operate at the sample rate and thus achieve power efficiency. The processor is based on the multipath delay commutator architecture with high-radix arithmetic units and two main memories for input buffering, intermediate storage, and output reordering. A proposed conflict-free memory addressing strategy makes possible continuous-flow FFT processing. Simulation results show that it achieves a 29% saving in power consumption.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信