P. Manikandan, Bjørn B. Larsen, E. Aas, Mohammad Areef
{"title":"嵌入式ram的宏、微代码可编程BIST","authors":"P. Manikandan, Bjørn B. Larsen, E. Aas, Mohammad Areef","doi":"10.1109/EWDTS.2011.6116584","DOIUrl":null,"url":null,"abstract":"This paper presents a programmable built-in self-test (PBIST) methodology for embedded SRAMs. The BIST logic adapts the test controller with micro code encoding technique in order to control test operation sequences. The macro codes are used to select any of seven MARCH algorithms, and detect different faults of the memory under test (MUT). This BIST supports both the test and normal operation modes. The experimental results show that this work gives 17–47% improved area overhead and 16–41% enhanced speed compared to three published results.","PeriodicalId":339676,"journal":{"name":"2011 9th East-West Design & Test Symposium (EWDTS)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-09-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A programmable BIST with macro and micro codes for embedded SRAMs\",\"authors\":\"P. Manikandan, Bjørn B. Larsen, E. Aas, Mohammad Areef\",\"doi\":\"10.1109/EWDTS.2011.6116584\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a programmable built-in self-test (PBIST) methodology for embedded SRAMs. The BIST logic adapts the test controller with micro code encoding technique in order to control test operation sequences. The macro codes are used to select any of seven MARCH algorithms, and detect different faults of the memory under test (MUT). This BIST supports both the test and normal operation modes. The experimental results show that this work gives 17–47% improved area overhead and 16–41% enhanced speed compared to three published results.\",\"PeriodicalId\":339676,\"journal\":{\"name\":\"2011 9th East-West Design & Test Symposium (EWDTS)\",\"volume\":\"43 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-09-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 9th East-West Design & Test Symposium (EWDTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EWDTS.2011.6116584\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 9th East-West Design & Test Symposium (EWDTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EWDTS.2011.6116584","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A programmable BIST with macro and micro codes for embedded SRAMs
This paper presents a programmable built-in self-test (PBIST) methodology for embedded SRAMs. The BIST logic adapts the test controller with micro code encoding technique in order to control test operation sequences. The macro codes are used to select any of seven MARCH algorithms, and detect different faults of the memory under test (MUT). This BIST supports both the test and normal operation modes. The experimental results show that this work gives 17–47% improved area overhead and 16–41% enhanced speed compared to three published results.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
