P. Kmon, P. Otfinowski, P. Grybos, R. Szczygiel, M. Zoladz, A. Lisicka
{"title":"多通道神经记录与刺激集成电路的可测试性设计","authors":"P. Kmon, P. Otfinowski, P. Grybos, R. Szczygiel, M. Zoladz, A. Lisicka","doi":"10.1109/MIXDES.2015.7208532","DOIUrl":null,"url":null,"abstract":"We report on design of the 100 channel integrated circuit (10×10 pixel matrix) destined to complex neurobiology experiments. The chip is dedicated to both recording and stimulating neural activity and its predominant attributes comes from its individual digital control of both blocks and allocation of both in each of the pixel. Additionally, the integrated circuit is composed of RAM, ADC, bandgap reference, programmable analog multiplexer and programmable biasing block. The chip is designed in CMOS 180mn process and occupies 5×5 mm2. The paper focuses on design of these type of chips in order to facilitate its tests. The main IC's blocks are described and its preliminary measurements are shown.","PeriodicalId":188240,"journal":{"name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design for the testability of the multichannel neural recording and stimulating integrated circuit\",\"authors\":\"P. Kmon, P. Otfinowski, P. Grybos, R. Szczygiel, M. Zoladz, A. Lisicka\",\"doi\":\"10.1109/MIXDES.2015.7208532\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We report on design of the 100 channel integrated circuit (10×10 pixel matrix) destined to complex neurobiology experiments. The chip is dedicated to both recording and stimulating neural activity and its predominant attributes comes from its individual digital control of both blocks and allocation of both in each of the pixel. Additionally, the integrated circuit is composed of RAM, ADC, bandgap reference, programmable analog multiplexer and programmable biasing block. The chip is designed in CMOS 180mn process and occupies 5×5 mm2. The paper focuses on design of these type of chips in order to facilitate its tests. The main IC's blocks are described and its preliminary measurements are shown.\",\"PeriodicalId\":188240,\"journal\":{\"name\":\"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)\",\"volume\":\"20 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-06-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MIXDES.2015.7208532\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIXDES.2015.7208532","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design for the testability of the multichannel neural recording and stimulating integrated circuit
We report on design of the 100 channel integrated circuit (10×10 pixel matrix) destined to complex neurobiology experiments. The chip is dedicated to both recording and stimulating neural activity and its predominant attributes comes from its individual digital control of both blocks and allocation of both in each of the pixel. Additionally, the integrated circuit is composed of RAM, ADC, bandgap reference, programmable analog multiplexer and programmable biasing block. The chip is designed in CMOS 180mn process and occupies 5×5 mm2. The paper focuses on design of these type of chips in order to facilitate its tests. The main IC's blocks are described and its preliminary measurements are shown.