超低功耗亚阈值环形振荡器的自级联体偏置技术

K. Reddy, P. Rao
{"title":"超低功耗亚阈值环形振荡器的自级联体偏置技术","authors":"K. Reddy, P. Rao","doi":"10.1109/ICITIIT54346.2022.9744168","DOIUrl":null,"url":null,"abstract":"The paper presents a low-power sub-threshold ring oscillator for self-powered IoT devices.Self cascoded body biasing technique is applied to each inverter in ring oscillator to enable low voltage operation. As a result, higher body biasing magnitudes are achieved compared to the conventional body biasing scheme. Furthermore, a significant reduction in subthreshold-leakage current accordingly reduces the power consumption. A three-stage ring oscillator circuit is designed for the desired oscillating frequency of 2.65 MHz. The proposed design has been implemented in standard CMOS 180 nm technology. Post-layout simulation results describe the proposed design takes low power consumption of 58.9 nW at the minimum supply voltage of 270 mV.","PeriodicalId":184353,"journal":{"name":"2022 International Conference on Innovative Trends in Information Technology (ICITIIT)","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-02-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Self cascoded body biasing technique for ultra-low-power sub-threshold ring oscillator\",\"authors\":\"K. Reddy, P. Rao\",\"doi\":\"10.1109/ICITIIT54346.2022.9744168\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper presents a low-power sub-threshold ring oscillator for self-powered IoT devices.Self cascoded body biasing technique is applied to each inverter in ring oscillator to enable low voltage operation. As a result, higher body biasing magnitudes are achieved compared to the conventional body biasing scheme. Furthermore, a significant reduction in subthreshold-leakage current accordingly reduces the power consumption. A three-stage ring oscillator circuit is designed for the desired oscillating frequency of 2.65 MHz. The proposed design has been implemented in standard CMOS 180 nm technology. Post-layout simulation results describe the proposed design takes low power consumption of 58.9 nW at the minimum supply voltage of 270 mV.\",\"PeriodicalId\":184353,\"journal\":{\"name\":\"2022 International Conference on Innovative Trends in Information Technology (ICITIIT)\",\"volume\":\"52 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-02-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 International Conference on Innovative Trends in Information Technology (ICITIIT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICITIIT54346.2022.9744168\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 International Conference on Innovative Trends in Information Technology (ICITIIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICITIIT54346.2022.9744168","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种用于自供电物联网设备的低功耗亚阈值环形振荡器。环形振荡器中各逆变器采用自级联体偏置技术,实现低压工作。因此,与传统的体偏方案相比,实现了更高的体偏量级。此外,亚阈值泄漏电流的显著降低相应地降低了功耗。为满足2.65 MHz的振荡频率要求,设计了三级环形振荡电路。该设计已在标准CMOS 180纳米技术上实现。布局后仿真结果表明,该设计在最小电源电压为270 mV时功耗为58.9 nW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Self cascoded body biasing technique for ultra-low-power sub-threshold ring oscillator
The paper presents a low-power sub-threshold ring oscillator for self-powered IoT devices.Self cascoded body biasing technique is applied to each inverter in ring oscillator to enable low voltage operation. As a result, higher body biasing magnitudes are achieved compared to the conventional body biasing scheme. Furthermore, a significant reduction in subthreshold-leakage current accordingly reduces the power consumption. A three-stage ring oscillator circuit is designed for the desired oscillating frequency of 2.65 MHz. The proposed design has been implemented in standard CMOS 180 nm technology. Post-layout simulation results describe the proposed design takes low power consumption of 58.9 nW at the minimum supply voltage of 270 mV.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信