https://mcfpga.nure.ua/conf/2021-mcfpga/10-35598-mcfpga-2021-003

{"title":"https://mcfpga.nure.ua/conf/2021-mcfpga/10-35598-mcfpga-2021-003","authors":"","doi":"10.35598/mcfpga.2021.003","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":264032,"journal":{"name":"MC&FPGA-2021","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"https://mcfpga.nure.ua/conf/2021-mcfpga/10-35598-mcfpga-2021-003\",\"authors\":\"\",\"doi\":\"10.35598/mcfpga.2021.003\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":264032,\"journal\":{\"name\":\"MC&FPGA-2021\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"MC&FPGA-2021\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.35598/mcfpga.2021.003\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"MC&FPGA-2021","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.35598/mcfpga.2021.003","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}