用于DCS1800/W-CDMA应用的双模双标准LNA

International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. Pub Date : 2006-10-16 DOI:10.1109/DTIS.2006.1708730

C. P. Moreira, E. Kerhervé, P. Jarry, D. Belor

{"title":"用于DCS1800/W-CDMA应用的双模双标准LNA","authors":"C. P. Moreira, E. Kerhervé, P. Jarry, D. Belor","doi":"10.1109/DTIS.2006.1708730","DOIUrl":null,"url":null,"abstract":"The authors present in this article a dual-standard dual-mode low-noise amplifier (LNA) for DCS1800/W-CDMA-FDD applications. In order to save die area compared to conventional parallel LNAs, an alternative circuit configuration have been used. It consists of sharing the most die consuming elements (inductances) in both operation standards, enabling a more compact solution. The mode and standard selection is performed through a bias scheme (MOS switches) that allows alternating between the two involved standards. The LNA die area is 1.0 times 1.2 mm2 and it consumes 6.8mW (3.8mA under 1.8V), including bias circuitry","PeriodicalId":399250,"journal":{"name":"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A dual-mode dual-standard LNA for DCS1800/W-CDMA applications\",\"authors\":\"C. P. Moreira, E. Kerhervé, P. Jarry, D. Belor\",\"doi\":\"10.1109/DTIS.2006.1708730\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors present in this article a dual-standard dual-mode low-noise amplifier (LNA) for DCS1800/W-CDMA-FDD applications. In order to save die area compared to conventional parallel LNAs, an alternative circuit configuration have been used. It consists of sharing the most die consuming elements (inductances) in both operation standards, enabling a more compact solution. The mode and standard selection is performed through a bias scheme (MOS switches) that allows alternating between the two involved standards. The LNA die area is 1.0 times 1.2 mm2 and it consumes 6.8mW (3.8mA under 1.8V), including bias circuitry\",\"PeriodicalId\":399250,\"journal\":{\"name\":\"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-10-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTIS.2006.1708730\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIS.2006.1708730","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文介绍了一种用于DCS1800/W-CDMA-FDD应用的双标准双模低噪声放大器(LNA)。与传统的并行LNAs相比，为了节省芯片面积，采用了一种替代电路配置。它包括在两个操作标准中共享最消耗芯片的元件(电感)，从而实现更紧凑的解决方案。模式和标准的选择是通过一个偏置方案(MOS开关)执行的，该方案允许在两个涉及的标准之间交替。LNA芯片面积为1.0 × 1.2 mm2，功耗为6.8mW (1.8V下3.8mA)，包括偏置电路

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A dual-mode dual-standard LNA for DCS1800/W-CDMA applications

The authors present in this article a dual-standard dual-mode low-noise amplifier (LNA) for DCS1800/W-CDMA-FDD applications. In order to save die area compared to conventional parallel LNAs, an alternative circuit configuration have been used. It consists of sharing the most die consuming elements (inductances) in both operation standards, enabling a more compact solution. The mode and standard selection is performed through a bias scheme (MOS switches) that allows alternating between the two involved standards. The LNA die area is 1.0 times 1.2 mm2 and it consumes 6.8mW (3.8mA under 1.8V), including bias circuitry

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.

自引率

0.00%

发文量