基于LC-tank的50 ghz 2:1 CMOS CML静态分频器分析与设计

Y. Mo, E. Skafidas, R. Evans, I. Mareels
{"title":"基于LC-tank的50 ghz 2:1 CMOS CML静态分频器分析与设计","authors":"Y. Mo, E. Skafidas, R. Evans, I. Mareels","doi":"10.1109/EMICC.2008.4772229","DOIUrl":null,"url":null,"abstract":"In this paper, a 2:1 current model logic (CML) frequency divider operating at frequencies up to 50 GHz is reported. A novel circuit topology is employed, which consists of the conventional CML structure with LC-tank components as the output load of the divider. An analytical model of the proposed frequency divider is developed and a new method is presented to estimate the divider's performance. The proposed CML frequency divider contains four spiral inductors and is fabricated on standard 130-nm CMOS technology. The division range of the proposed divider was measured from 30 GHz to 50 GHz with 11.7 mW power dissipation at a 1.5-V supply voltage.","PeriodicalId":344657,"journal":{"name":"2008 European Microwave Integrated Circuit Conference","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"Analysis and Design of a 50-GHz 2:1 CMOS CML Static Frequency Divider Based on LC-tank\",\"authors\":\"Y. Mo, E. Skafidas, R. Evans, I. Mareels\",\"doi\":\"10.1109/EMICC.2008.4772229\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a 2:1 current model logic (CML) frequency divider operating at frequencies up to 50 GHz is reported. A novel circuit topology is employed, which consists of the conventional CML structure with LC-tank components as the output load of the divider. An analytical model of the proposed frequency divider is developed and a new method is presented to estimate the divider's performance. The proposed CML frequency divider contains four spiral inductors and is fabricated on standard 130-nm CMOS technology. The division range of the proposed divider was measured from 30 GHz to 50 GHz with 11.7 mW power dissipation at a 1.5-V supply voltage.\",\"PeriodicalId\":344657,\"journal\":{\"name\":\"2008 European Microwave Integrated Circuit Conference\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 European Microwave Integrated Circuit Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EMICC.2008.4772229\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 European Microwave Integrated Circuit Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EMICC.2008.4772229","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

摘要

本文报道了一种工作频率高达50ghz的2:1电流模型逻辑分频器。采用了一种新颖的电路拓扑结构,它由传统的CML结构和LC-tank组件作为分频器的输出负载组成。建立了分频器的解析模型,提出了一种新的分频器性能评估方法。所提出的CML分频器包含四个螺旋电感,采用标准130纳米CMOS技术制造。该分压器的分频范围为30 GHz至50 GHz,在1.5 v电源电压下功耗为11.7 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Analysis and Design of a 50-GHz 2:1 CMOS CML Static Frequency Divider Based on LC-tank
In this paper, a 2:1 current model logic (CML) frequency divider operating at frequencies up to 50 GHz is reported. A novel circuit topology is employed, which consists of the conventional CML structure with LC-tank components as the output load of the divider. An analytical model of the proposed frequency divider is developed and a new method is presented to estimate the divider's performance. The proposed CML frequency divider contains four spiral inductors and is fabricated on standard 130-nm CMOS technology. The division range of the proposed divider was measured from 30 GHz to 50 GHz with 11.7 mW power dissipation at a 1.5-V supply voltage.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信