Zhi-Zhong Wang, Y. Hung, Jun-Ting Wu, Zheng-Jie Hong, Jin-Fa Lin
{"title":"用于物联网应用的0.5V真单相16T 180纳米CMOS触发器","authors":"Zhi-Zhong Wang, Y. Hung, Jun-Ting Wu, Zheng-Jie Hong, Jin-Fa Lin","doi":"10.1109/ICCE-TW52618.2021.9602974","DOIUrl":null,"url":null,"abstract":"A low voltage and low power true-single-phase flip-flop (FF) design using 16-transistor only is proposed. It is adapted from conventional master-slave based design and reduces layout area by using hybrid logic scheme. Optimization measures have resulted in a new FF with better power and area performances. Based on simulation results using the TSMC CMOS 180nm, our design achieves the conventional TGFF design by 67.3% in energy and 30.8% in layout area.","PeriodicalId":141850,"journal":{"name":"2021 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW)","volume":"C-19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-09-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 0.5V True-Single-Phase 16T Flip-Flop in 180-nm CMOS for IoT Applications\",\"authors\":\"Zhi-Zhong Wang, Y. Hung, Jun-Ting Wu, Zheng-Jie Hong, Jin-Fa Lin\",\"doi\":\"10.1109/ICCE-TW52618.2021.9602974\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A low voltage and low power true-single-phase flip-flop (FF) design using 16-transistor only is proposed. It is adapted from conventional master-slave based design and reduces layout area by using hybrid logic scheme. Optimization measures have resulted in a new FF with better power and area performances. Based on simulation results using the TSMC CMOS 180nm, our design achieves the conventional TGFF design by 67.3% in energy and 30.8% in layout area.\",\"PeriodicalId\":141850,\"journal\":{\"name\":\"2021 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW)\",\"volume\":\"C-19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-09-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCE-TW52618.2021.9602974\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Conference on Consumer Electronics-Taiwan (ICCE-TW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCE-TW52618.2021.9602974","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 0.5V True-Single-Phase 16T Flip-Flop in 180-nm CMOS for IoT Applications
A low voltage and low power true-single-phase flip-flop (FF) design using 16-transistor only is proposed. It is adapted from conventional master-slave based design and reduces layout area by using hybrid logic scheme. Optimization measures have resulted in a new FF with better power and area performances. Based on simulation results using the TSMC CMOS 180nm, our design achieves the conventional TGFF design by 67.3% in energy and 30.8% in layout area.