基于Xilinx千兆收发器的光通信框架的开发

Vedant Chikhale, N. Wankhede, Smita S. Hande
{"title":"基于Xilinx千兆收发器的光通信框架的开发","authors":"Vedant Chikhale, N. Wankhede, Smita S. Hande","doi":"10.1109/ICNTE44896.2019.8945995","DOIUrl":null,"url":null,"abstract":"In recent years, many FPGA vendors have come up with high speed transceiver blocks which handle all the physical layer signaling and Media Access layer operations required to achieve robust high speed communication. Also, optical communication is suitable for high bandwidth applications and gaining popularity over any other wired media which are currently used with FPGA implementations. This proposed research work is to focus on achieving optical fiber link with Xilinx Gigabit transceiver block for data rates of over 3.125 Gbps transmitted serially. The optical digital link will be established between two FPGA boards which are Spartan 6 Series SP605 boards which can be coupled to optical transceiver modules known as SFP. The basic GTP MAC wrapper core from Xilinx is being used as base for data transmission and reception. GTP performance is validated with the help of Xilinx bit error test known as IBERT. The results of the IBERT test are observed and calculated using Chip-Scope-Pro analyzer to obtain the faults in connections, defects in medium, bit error ratio and bit error detection during transmission and reception. Various ports in each GTP tile required for clock, reset, encoding, decoding, serialization, deserialization, error correction, polarity control, pattern checking, etc are used to run a code which will enable the actual transmission and reception of information bits with high data rate with very low bit error rate.","PeriodicalId":292408,"journal":{"name":"2019 International Conference on Nascent Technologies in Engineering (ICNTE)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Development of Optical Communication Framework with Xilinx Gigabit Transceivers\",\"authors\":\"Vedant Chikhale, N. Wankhede, Smita S. Hande\",\"doi\":\"10.1109/ICNTE44896.2019.8945995\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In recent years, many FPGA vendors have come up with high speed transceiver blocks which handle all the physical layer signaling and Media Access layer operations required to achieve robust high speed communication. Also, optical communication is suitable for high bandwidth applications and gaining popularity over any other wired media which are currently used with FPGA implementations. This proposed research work is to focus on achieving optical fiber link with Xilinx Gigabit transceiver block for data rates of over 3.125 Gbps transmitted serially. The optical digital link will be established between two FPGA boards which are Spartan 6 Series SP605 boards which can be coupled to optical transceiver modules known as SFP. The basic GTP MAC wrapper core from Xilinx is being used as base for data transmission and reception. GTP performance is validated with the help of Xilinx bit error test known as IBERT. The results of the IBERT test are observed and calculated using Chip-Scope-Pro analyzer to obtain the faults in connections, defects in medium, bit error ratio and bit error detection during transmission and reception. Various ports in each GTP tile required for clock, reset, encoding, decoding, serialization, deserialization, error correction, polarity control, pattern checking, etc are used to run a code which will enable the actual transmission and reception of information bits with high data rate with very low bit error rate.\",\"PeriodicalId\":292408,\"journal\":{\"name\":\"2019 International Conference on Nascent Technologies in Engineering (ICNTE)\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 International Conference on Nascent Technologies in Engineering (ICNTE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICNTE44896.2019.8945995\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 International Conference on Nascent Technologies in Engineering (ICNTE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICNTE44896.2019.8945995","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

近年来,许多FPGA供应商已经提出了高速收发模块,可以处理所有物理层信令和媒体访问层操作,以实现稳健的高速通信。此外,光通信适用于高带宽应用,并且比目前与FPGA实现一起使用的任何其他有线媒体更受欢迎。本研究的重点是利用Xilinx千兆收发模块实现光纤链路,串行传输数据速率超过3.125 Gbps。光数字链路将在两个FPGA板之间建立,这两个FPGA板是Spartan 6系列SP605板,可以耦合到称为SFP的光收发模块。Xilinx的基本GTP MAC封装器核心被用作数据传输和接收的基础。GTP性能是通过Xilinx的IBERT误码测试来验证的。利用Chip-Scope-Pro分析仪对IBERT测试结果进行观察和计算,得到传输和接收过程中的连接故障、介质缺陷、误码率和误码率检测。每个GTP块中的时钟、复位、编码、解码、序列化、反序列化、纠错、极性控制、模式检查等所需的各种端口用于运行代码,以实现高数据率和极低误码率的信息位的实际传输和接收。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Development of Optical Communication Framework with Xilinx Gigabit Transceivers
In recent years, many FPGA vendors have come up with high speed transceiver blocks which handle all the physical layer signaling and Media Access layer operations required to achieve robust high speed communication. Also, optical communication is suitable for high bandwidth applications and gaining popularity over any other wired media which are currently used with FPGA implementations. This proposed research work is to focus on achieving optical fiber link with Xilinx Gigabit transceiver block for data rates of over 3.125 Gbps transmitted serially. The optical digital link will be established between two FPGA boards which are Spartan 6 Series SP605 boards which can be coupled to optical transceiver modules known as SFP. The basic GTP MAC wrapper core from Xilinx is being used as base for data transmission and reception. GTP performance is validated with the help of Xilinx bit error test known as IBERT. The results of the IBERT test are observed and calculated using Chip-Scope-Pro analyzer to obtain the faults in connections, defects in medium, bit error ratio and bit error detection during transmission and reception. Various ports in each GTP tile required for clock, reset, encoding, decoding, serialization, deserialization, error correction, polarity control, pattern checking, etc are used to run a code which will enable the actual transmission and reception of information bits with high data rate with very low bit error rate.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信