A. F. Torres-Monsalve, J. D. Bolanos-Jojoa, Jaime Velasco-Medina
{"title":"基于FPGA的嵌入式面积测量系统","authors":"A. F. Torres-Monsalve, J. D. Bolanos-Jojoa, Jaime Velasco-Medina","doi":"10.1109/LASCAS.2014.6820318","DOIUrl":null,"url":null,"abstract":"Area measurement is intensively used in the industry to classify objects by its size. This paper presents the hardware design of an embedded system for area measurement using image processing by considering high accuracy, high reliability and minimal time processing. In this case, the hardware implementation algorithms for image processing are described using generic structural VHDL, synthesized on the FPGA EP2C70F896C6N, and verified using an image acquisition system based on the D5M camera and the DE2-70 development kit.","PeriodicalId":235336,"journal":{"name":"2014 IEEE 5th Latin American Symposium on Circuits and Systems","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2014-05-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Embedded system for area measurement using FPGA\",\"authors\":\"A. F. Torres-Monsalve, J. D. Bolanos-Jojoa, Jaime Velasco-Medina\",\"doi\":\"10.1109/LASCAS.2014.6820318\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Area measurement is intensively used in the industry to classify objects by its size. This paper presents the hardware design of an embedded system for area measurement using image processing by considering high accuracy, high reliability and minimal time processing. In this case, the hardware implementation algorithms for image processing are described using generic structural VHDL, synthesized on the FPGA EP2C70F896C6N, and verified using an image acquisition system based on the D5M camera and the DE2-70 development kit.\",\"PeriodicalId\":235336,\"journal\":{\"name\":\"2014 IEEE 5th Latin American Symposium on Circuits and Systems\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-05-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE 5th Latin American Symposium on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/LASCAS.2014.6820318\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE 5th Latin American Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LASCAS.2014.6820318","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Area measurement is intensively used in the industry to classify objects by its size. This paper presents the hardware design of an embedded system for area measurement using image processing by considering high accuracy, high reliability and minimal time processing. In this case, the hardware implementation algorithms for image processing are described using generic structural VHDL, synthesized on the FPGA EP2C70F896C6N, and verified using an image acquisition system based on the D5M camera and the DE2-70 development kit.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
