Jingmei Li, P. Yang, Nan Ding, H. Guan, Jian-Pei Zhang, Chaoguang Men, Yanxia Wu, Jing Li, Chao Wang
{"title":"一种新的D-Cache多处理机混合缓存一致性协议","authors":"Jingmei Li, P. Yang, Nan Ding, H. Guan, Jian-Pei Zhang, Chaoguang Men, Yanxia Wu, Jing Li, Chao Wang","doi":"10.1109/ICFCSE.2011.160","DOIUrl":null,"url":null,"abstract":"This paper introduces a new kind of hybrid Cache coherence protocol-MECSIF, which applicants for multiprocessor environment, based on hybrid cache line write strategy. Through the introduction of a small dictionary-D-Cache in system architecture, protocol overcomes the shortcoming of snoopy coherence protocol that data request was undifferentiated broadcasted. Protocol extends data block state so that eliminates \"ping-pang\" phenomenon, uses hybrid cache line write strategy to reduce L1 cache miss ratio. Simulation results show that the MECSIF protocol extent improves the efficiency of processor data access comparing with MESI protocol.","PeriodicalId":279889,"journal":{"name":"2011 International Conference on Future Computer Science and Education","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-08-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A New Kind of Hybrid Cache Coherence Protocol for Multiprocessor with D-Cache\",\"authors\":\"Jingmei Li, P. Yang, Nan Ding, H. Guan, Jian-Pei Zhang, Chaoguang Men, Yanxia Wu, Jing Li, Chao Wang\",\"doi\":\"10.1109/ICFCSE.2011.160\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper introduces a new kind of hybrid Cache coherence protocol-MECSIF, which applicants for multiprocessor environment, based on hybrid cache line write strategy. Through the introduction of a small dictionary-D-Cache in system architecture, protocol overcomes the shortcoming of snoopy coherence protocol that data request was undifferentiated broadcasted. Protocol extends data block state so that eliminates \\\"ping-pang\\\" phenomenon, uses hybrid cache line write strategy to reduce L1 cache miss ratio. Simulation results show that the MECSIF protocol extent improves the efficiency of processor data access comparing with MESI protocol.\",\"PeriodicalId\":279889,\"journal\":{\"name\":\"2011 International Conference on Future Computer Science and Education\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-08-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 International Conference on Future Computer Science and Education\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICFCSE.2011.160\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 International Conference on Future Computer Science and Education","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICFCSE.2011.160","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A New Kind of Hybrid Cache Coherence Protocol for Multiprocessor with D-Cache
This paper introduces a new kind of hybrid Cache coherence protocol-MECSIF, which applicants for multiprocessor environment, based on hybrid cache line write strategy. Through the introduction of a small dictionary-D-Cache in system architecture, protocol overcomes the shortcoming of snoopy coherence protocol that data request was undifferentiated broadcasted. Protocol extends data block state so that eliminates "ping-pang" phenomenon, uses hybrid cache line write strategy to reduce L1 cache miss ratio. Simulation results show that the MECSIF protocol extent improves the efficiency of processor data access comparing with MESI protocol.