J. Becker, F. Henrici, S. Trendelenburg, Y. Manoli
{"title":"用于高速可重构模拟信号处理的快速原型环境","authors":"J. Becker, F. Henrici, S. Trendelenburg, Y. Manoli","doi":"10.1109/IPDPS.2008.4536511","DOIUrl":null,"url":null,"abstract":"This paper reports on a rapid-prototyping platform for high-frequency continuous-time analog filters to be used in communication front-ends. A field programmable analog array (FPAA) is presented, which implements a unique hexagonal topology of 55 tunable OTAs for reconfigurable instantiation of Gm-C filters in a 0.13 mum CMOS technology. It is the first analog array to achieve a bandwidth, which allows processing of intermediate frequencies used in communication systems. In addition to the intuitive manual mapping of analog filters to the chip structure, a genetic algorithm with hardware in the loop is used for automated synthesis of transfer functions.","PeriodicalId":162608,"journal":{"name":"2008 IEEE International Symposium on Parallel and Distributed Processing","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A rapid prototyping environment for high-speed reconfigurable analog signal processing\",\"authors\":\"J. Becker, F. Henrici, S. Trendelenburg, Y. Manoli\",\"doi\":\"10.1109/IPDPS.2008.4536511\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper reports on a rapid-prototyping platform for high-frequency continuous-time analog filters to be used in communication front-ends. A field programmable analog array (FPAA) is presented, which implements a unique hexagonal topology of 55 tunable OTAs for reconfigurable instantiation of Gm-C filters in a 0.13 mum CMOS technology. It is the first analog array to achieve a bandwidth, which allows processing of intermediate frequencies used in communication systems. In addition to the intuitive manual mapping of analog filters to the chip structure, a genetic algorithm with hardware in the loop is used for automated synthesis of transfer functions.\",\"PeriodicalId\":162608,\"journal\":{\"name\":\"2008 IEEE International Symposium on Parallel and Distributed Processing\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-04-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 IEEE International Symposium on Parallel and Distributed Processing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPDPS.2008.4536511\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International Symposium on Parallel and Distributed Processing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPDPS.2008.4536511","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
摘要
本文报道了一种用于通信前端的高频连续时间模拟滤波器的快速成型平台。提出了一种现场可编程模拟阵列(FPAA),它在0.13 μ m CMOS技术中实现了55个可调谐ota的独特六边形拓扑结构,用于Gm-C滤波器的可重构实例化。它是第一个实现带宽的模拟阵列,它允许处理通信系统中使用的中频。除了直观的手动映射模拟滤波器到芯片结构,遗传算法与硬件在环被用于传递函数的自动合成。
A rapid prototyping environment for high-speed reconfigurable analog signal processing
This paper reports on a rapid-prototyping platform for high-frequency continuous-time analog filters to be used in communication front-ends. A field programmable analog array (FPAA) is presented, which implements a unique hexagonal topology of 55 tunable OTAs for reconfigurable instantiation of Gm-C filters in a 0.13 mum CMOS technology. It is the first analog array to achieve a bandwidth, which allows processing of intermediate frequencies used in communication systems. In addition to the intuitive manual mapping of analog filters to the chip structure, a genetic algorithm with hardware in the loop is used for automated synthesis of transfer functions.