{"title":"sram通用VHDL模型模板的重新设计","authors":"C. McCloskey, R. Reese, V. Sanders","doi":"10.1109/VIUF.1997.623940","DOIUrl":null,"url":null,"abstract":"To reduce the time spent in writing and testing SRAM models, a method to automatically construct and deliver efficient SRAM models to the modeling community was developed. A new template, based on older existing models, targeted improvements in parameterization of variables and modularization of functionality, as well as efficient use of VHDL. The new template was posted to the World Wide Web and provides a fast and easy way for modelers to generate a wide range of SRAM models.","PeriodicalId":212876,"journal":{"name":"Proceedings VHDL International Users' Forum. Fall Conference","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1997-10-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Redesign of a generic VHDL model template for SRAMs\",\"authors\":\"C. McCloskey, R. Reese, V. Sanders\",\"doi\":\"10.1109/VIUF.1997.623940\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"To reduce the time spent in writing and testing SRAM models, a method to automatically construct and deliver efficient SRAM models to the modeling community was developed. A new template, based on older existing models, targeted improvements in parameterization of variables and modularization of functionality, as well as efficient use of VHDL. The new template was posted to the World Wide Web and provides a fast and easy way for modelers to generate a wide range of SRAM models.\",\"PeriodicalId\":212876,\"journal\":{\"name\":\"Proceedings VHDL International Users' Forum. Fall Conference\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-10-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings VHDL International Users' Forum. Fall Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VIUF.1997.623940\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings VHDL International Users' Forum. Fall Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VIUF.1997.623940","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Redesign of a generic VHDL model template for SRAMs
To reduce the time spent in writing and testing SRAM models, a method to automatically construct and deliver efficient SRAM models to the modeling community was developed. A new template, based on older existing models, targeted improvements in parameterization of variables and modularization of functionality, as well as efficient use of VHDL. The new template was posted to the World Wide Web and provides a fast and easy way for modelers to generate a wide range of SRAM models.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
