Zhuo Chen, N. Ronchi, A. Walke, K. Banerjee, M. Popovici, K. Katcko, G. V. D. Bosch, M. Rosmeulen, V. Afanas’ev, J. V. Houdt
{"title":"通过读取方案优化和界面工程提高igzo沟道效应场效应管的毫瓦值","authors":"Zhuo Chen, N. Ronchi, A. Walke, K. Banerjee, M. Popovici, K. Katcko, G. V. D. Bosch, M. Rosmeulen, V. Afanas’ev, J. V. Houdt","doi":"10.1109/IMW56887.2023.10145930","DOIUrl":null,"url":null,"abstract":"We fabricated and characterized IGZO-channel back-gated FeFET. It has been found that a Memory Window (MW) reading scheme based on reverse $I_{d}-V_{g}$ sweep can strongly attenuate the significant read disturb which affects the low- Vt state. This instability of low- $\\mathrm{V}_{\\mathrm{t}}$ state origins from the asymmetric PV loop and small negative coercive voltage. With this optimized reading scheme, we proved that interfacial engineering, by inserting a $\\mathrm{NbO}_{\\mathrm{x}}$ layer between La HZO and IGZO, can significantly improve $2 P_{r}$, MW (to $0.7 \\mathrm{~V}$), and endurance (to 107 cycles). This makes the $\\mathrm{La}: \\mathrm{HZO} / \\mathrm{NbO}_{\\mathrm{x}} / \\mathrm{IGZO}$ FeFET a promising structure for high-endurance and low-latency NVM.","PeriodicalId":153429,"journal":{"name":"2023 IEEE International Memory Workshop (IMW)","volume":"64 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Improved MW of IGZO-channel FeFET by Reading Scheme Optimization and Interfacial Engineering\",\"authors\":\"Zhuo Chen, N. Ronchi, A. Walke, K. Banerjee, M. Popovici, K. Katcko, G. V. D. Bosch, M. Rosmeulen, V. Afanas’ev, J. V. Houdt\",\"doi\":\"10.1109/IMW56887.2023.10145930\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We fabricated and characterized IGZO-channel back-gated FeFET. It has been found that a Memory Window (MW) reading scheme based on reverse $I_{d}-V_{g}$ sweep can strongly attenuate the significant read disturb which affects the low- Vt state. This instability of low- $\\\\mathrm{V}_{\\\\mathrm{t}}$ state origins from the asymmetric PV loop and small negative coercive voltage. With this optimized reading scheme, we proved that interfacial engineering, by inserting a $\\\\mathrm{NbO}_{\\\\mathrm{x}}$ layer between La HZO and IGZO, can significantly improve $2 P_{r}$, MW (to $0.7 \\\\mathrm{~V}$), and endurance (to 107 cycles). This makes the $\\\\mathrm{La}: \\\\mathrm{HZO} / \\\\mathrm{NbO}_{\\\\mathrm{x}} / \\\\mathrm{IGZO}$ FeFET a promising structure for high-endurance and low-latency NVM.\",\"PeriodicalId\":153429,\"journal\":{\"name\":\"2023 IEEE International Memory Workshop (IMW)\",\"volume\":\"64 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 IEEE International Memory Workshop (IMW)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMW56887.2023.10145930\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE International Memory Workshop (IMW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMW56887.2023.10145930","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Improved MW of IGZO-channel FeFET by Reading Scheme Optimization and Interfacial Engineering
We fabricated and characterized IGZO-channel back-gated FeFET. It has been found that a Memory Window (MW) reading scheme based on reverse $I_{d}-V_{g}$ sweep can strongly attenuate the significant read disturb which affects the low- Vt state. This instability of low- $\mathrm{V}_{\mathrm{t}}$ state origins from the asymmetric PV loop and small negative coercive voltage. With this optimized reading scheme, we proved that interfacial engineering, by inserting a $\mathrm{NbO}_{\mathrm{x}}$ layer between La HZO and IGZO, can significantly improve $2 P_{r}$, MW (to $0.7 \mathrm{~V}$), and endurance (to 107 cycles). This makes the $\mathrm{La}: \mathrm{HZO} / \mathrm{NbO}_{\mathrm{x}} / \mathrm{IGZO}$ FeFET a promising structure for high-endurance and low-latency NVM.