16位CORDIC的完整自定义数据路径

2012 IEEE Fifth International Conference on Advanced Computational Intelligence (ICACI) Pub Date : 2012-10-01 DOI:10.1109/ICACI.2012.6463320

Zhuo Bi, Yijun Dai

{"title":"16位CORDIC的完整自定义数据路径","authors":"Zhuo Bi, Yijun Dai","doi":"10.1109/ICACI.2012.6463320","DOIUrl":null,"url":null,"abstract":"A radix-2 16 bits CORDIC (CoOrdinate Rotation DIgital Computer) architecture which includes pipelined and parallelism is presented in this paper. A full custom technology for CORDIC datapath which is used in the proposed architecture for 16-bit precision can improve the throughout and decrease the area. As a result, the silicon area of the data-path is 11699.877μm2 in the 45nm CMOS technology library and the critical path delay is 875ps at the SS (Slow-Slow) corners whose Voltage and Temperature are 1.1V and 75° respectively. Based on the layout level, the simulation results show that the design has characteristics of high speed and small area in full custom technology.","PeriodicalId":404759,"journal":{"name":"2012 IEEE Fifth International Conference on Advanced Computational Intelligence (ICACI)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Full custom datapath of 16-bit CORDIC\",\"authors\":\"Zhuo Bi, Yijun Dai\",\"doi\":\"10.1109/ICACI.2012.6463320\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A radix-2 16 bits CORDIC (CoOrdinate Rotation DIgital Computer) architecture which includes pipelined and parallelism is presented in this paper. A full custom technology for CORDIC datapath which is used in the proposed architecture for 16-bit precision can improve the throughout and decrease the area. As a result, the silicon area of the data-path is 11699.877μm2 in the 45nm CMOS technology library and the critical path delay is 875ps at the SS (Slow-Slow) corners whose Voltage and Temperature are 1.1V and 75° respectively. Based on the layout level, the simulation results show that the design has characteristics of high speed and small area in full custom technology.\",\"PeriodicalId\":404759,\"journal\":{\"name\":\"2012 IEEE Fifth International Conference on Advanced Computational Intelligence (ICACI)\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE Fifth International Conference on Advanced Computational Intelligence (ICACI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICACI.2012.6463320\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Fifth International Conference on Advanced Computational Intelligence (ICACI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICACI.2012.6463320","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

提出了一种集流水线和并行性于一体的基数为2的16位坐标旋转数字计算机(CORDIC)体系结构。采用一种完全自定义的CORDIC数据路径技术实现16位精度，提高了传输速率，减小了传输面积。结果表明，在45nm CMOS工艺库中，数据路径的硅面积为11699.877μm2，在电压为1.1V、温度为75°的SS (Slow-Slow)角处，关键路径延迟为875ps。在布局层面上，仿真结果表明，该设计在全定制技术下具有速度快、面积小的特点。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Full custom datapath of 16-bit CORDIC

A radix-2 16 bits CORDIC (CoOrdinate Rotation DIgital Computer) architecture which includes pipelined and parallelism is presented in this paper. A full custom technology for CORDIC datapath which is used in the proposed architecture for 16-bit precision can improve the throughout and decrease the area. As a result, the silicon area of the data-path is 11699.877μm2 in the 45nm CMOS technology library and the critical path delay is 875ps at the SS (Slow-Slow) corners whose Voltage and Temperature are 1.1V and 75° respectively. Based on the layout level, the simulation results show that the design has characteristics of high speed and small area in full custom technology.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 IEEE Fifth International Conference on Advanced Computational Intelligence (ICACI)

自引率

0.00%

发文量