Ran Liu, Miao Xu, Yanzhen Zhang, Yangting Zheng, Yang Zhao, Yaqiong Liu
{"title":"基于实时深度图像渲染系统的硬件架构","authors":"Ran Liu, Miao Xu, Yanzhen Zhang, Yangting Zheng, Yang Zhao, Yaqiong Liu","doi":"10.1109/SPAC46244.2018.8965589","DOIUrl":null,"url":null,"abstract":"This paper presents a hardware architecture for real-time depth-image-based rendering (DIBR) system. The shift-sensor camera setup is used in this system so that hardware-efficient algorithms can be applied to reduce the computational complexity and hardware cost. For the computational complexity, we propose a 3D image warping algorithm that requires no camera parameters to replace the complicated homographic transform, and a hole-filling method based on the disparity map to replace the complicated inpainting algorithm. For the hardware cost, we propose a fold-elimination approach based on view-judgment to replace the Z-buffer algorithm, and the row-level pipelining to reduce the requirement of external memory for disparity maps and reference images. Experimental results show that our implementation can achieve the similar synthesis quality as the quality implemented by software.","PeriodicalId":360369,"journal":{"name":"2018 International Conference on Security, Pattern Analysis, and Cybernetics (SPAC)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Hardware Architecture for Real-Time Depth-image-based Rendering System\",\"authors\":\"Ran Liu, Miao Xu, Yanzhen Zhang, Yangting Zheng, Yang Zhao, Yaqiong Liu\",\"doi\":\"10.1109/SPAC46244.2018.8965589\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a hardware architecture for real-time depth-image-based rendering (DIBR) system. The shift-sensor camera setup is used in this system so that hardware-efficient algorithms can be applied to reduce the computational complexity and hardware cost. For the computational complexity, we propose a 3D image warping algorithm that requires no camera parameters to replace the complicated homographic transform, and a hole-filling method based on the disparity map to replace the complicated inpainting algorithm. For the hardware cost, we propose a fold-elimination approach based on view-judgment to replace the Z-buffer algorithm, and the row-level pipelining to reduce the requirement of external memory for disparity maps and reference images. Experimental results show that our implementation can achieve the similar synthesis quality as the quality implemented by software.\",\"PeriodicalId\":360369,\"journal\":{\"name\":\"2018 International Conference on Security, Pattern Analysis, and Cybernetics (SPAC)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Security, Pattern Analysis, and Cybernetics (SPAC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPAC46244.2018.8965589\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Security, Pattern Analysis, and Cybernetics (SPAC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPAC46244.2018.8965589","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Hardware Architecture for Real-Time Depth-image-based Rendering System
This paper presents a hardware architecture for real-time depth-image-based rendering (DIBR) system. The shift-sensor camera setup is used in this system so that hardware-efficient algorithms can be applied to reduce the computational complexity and hardware cost. For the computational complexity, we propose a 3D image warping algorithm that requires no camera parameters to replace the complicated homographic transform, and a hole-filling method based on the disparity map to replace the complicated inpainting algorithm. For the hardware cost, we propose a fold-elimination approach based on view-judgment to replace the Z-buffer algorithm, and the row-level pipelining to reduce the requirement of external memory for disparity maps and reference images. Experimental results show that our implementation can achieve the similar synthesis quality as the quality implemented by software.