多标准仿真WLAN/UMTS/GSM收发器的模拟前端验证与设计

S. Vitali, N. D. Laurentiis, G. Albertazzi, Federico Agnelli, R. Rovatti
{"title":"多标准仿真WLAN/UMTS/GSM收发器的模拟前端验证与设计","authors":"S. Vitali, N. D. Laurentiis, G. Albertazzi, Federico Agnelli, R. Rovatti","doi":"10.1109/ISWCS.2004.1407200","DOIUrl":null,"url":null,"abstract":"A system-level multi-standard simulator is set up to help the architectural and circuit-level design of RF front-ends whose building blocks are meant to be shared between transceiver chains of different standards. The simulator distinguishes the baseband digital processing and analog processing. Non idealities of analog blocks are modeled in detail taking into account the nonlinearities, band limitation, losses, thermal noise, etc. The simulator provides all classical compliance tests (sensitivity, maximum input, adjacent channel rejection, pureness of modulation, spectral profile, etc.) and can also assess the joint effect of high-level analog design parameters on the performance of the transmission chain at bit- or packet- level.","PeriodicalId":122977,"journal":{"name":"1st International Symposium onWireless Communication Systems, 2004.","volume":"PP 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Multi-standard simulation of WLAN/UMTS/GSM transceivers for analog front-end validation and design\",\"authors\":\"S. Vitali, N. D. Laurentiis, G. Albertazzi, Federico Agnelli, R. Rovatti\",\"doi\":\"10.1109/ISWCS.2004.1407200\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A system-level multi-standard simulator is set up to help the architectural and circuit-level design of RF front-ends whose building blocks are meant to be shared between transceiver chains of different standards. The simulator distinguishes the baseband digital processing and analog processing. Non idealities of analog blocks are modeled in detail taking into account the nonlinearities, band limitation, losses, thermal noise, etc. The simulator provides all classical compliance tests (sensitivity, maximum input, adjacent channel rejection, pureness of modulation, spectral profile, etc.) and can also assess the joint effect of high-level analog design parameters on the performance of the transmission chain at bit- or packet- level.\",\"PeriodicalId\":122977,\"journal\":{\"name\":\"1st International Symposium onWireless Communication Systems, 2004.\",\"volume\":\"PP 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-09-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1st International Symposium onWireless Communication Systems, 2004.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISWCS.2004.1407200\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1st International Symposium onWireless Communication Systems, 2004.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISWCS.2004.1407200","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

建立了一个系统级多标准模拟器,以帮助射频前端的架构和电路级设计,其构建模块在不同标准的收发器链之间共享。该模拟器区分了基带数字处理和模拟处理。考虑非线性、频带限制、损耗、热噪声等因素,对模拟块的非理想性进行了详细的建模。模拟器提供了所有经典的符合性测试(灵敏度、最大输入、相邻通道抑制、调制纯度、频谱轮廓等),还可以评估高级模拟设计参数对传输链在位或包级性能的联合影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Multi-standard simulation of WLAN/UMTS/GSM transceivers for analog front-end validation and design
A system-level multi-standard simulator is set up to help the architectural and circuit-level design of RF front-ends whose building blocks are meant to be shared between transceiver chains of different standards. The simulator distinguishes the baseband digital processing and analog processing. Non idealities of analog blocks are modeled in detail taking into account the nonlinearities, band limitation, losses, thermal noise, etc. The simulator provides all classical compliance tests (sensitivity, maximum input, adjacent channel rejection, pureness of modulation, spectral profile, etc.) and can also assess the joint effect of high-level analog design parameters on the performance of the transmission chain at bit- or packet- level.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信