源代码vspl++ HPEC基准性能

J. Bergmann, D. McCoy
{"title":"源代码vspl++ HPEC基准性能","authors":"J. Bergmann, D. McCoy","doi":"10.1109/HPCMP-UGC.2006.65","DOIUrl":null,"url":null,"abstract":"Sourcery VSIPL++ is a high-performance, parallel, multi-platform implementation of the VSIPL++ standard, an open-architecture API for vector, signal, and image processing. Sourcery VSIPL++ allows users to develop signal-processing applications that are portable across multiple platforms and scalable across different machine sizes. This reduces program risk by avoiding lock-in to a particular vendor, platform, or technology. It allows programs to choose the best available commercial-off-the-shelf (COTS) technology and still take advantage of the technology refresh cycle. It lowers schedule pressure by enabling development to start on low-cost commodity systems before embedded systems are even available and by allowing development to initially focus on correctness of serial algorithms before optimizing for parallel performance","PeriodicalId":173959,"journal":{"name":"2006 HPCMP Users Group Conference (HPCMP-UGC'06)","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Sourcery VSIPL++ HPEC Benchmark Performance\",\"authors\":\"J. Bergmann, D. McCoy\",\"doi\":\"10.1109/HPCMP-UGC.2006.65\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Sourcery VSIPL++ is a high-performance, parallel, multi-platform implementation of the VSIPL++ standard, an open-architecture API for vector, signal, and image processing. Sourcery VSIPL++ allows users to develop signal-processing applications that are portable across multiple platforms and scalable across different machine sizes. This reduces program risk by avoiding lock-in to a particular vendor, platform, or technology. It allows programs to choose the best available commercial-off-the-shelf (COTS) technology and still take advantage of the technology refresh cycle. It lowers schedule pressure by enabling development to start on low-cost commodity systems before embedded systems are even available and by allowing development to initially focus on correctness of serial algorithms before optimizing for parallel performance\",\"PeriodicalId\":173959,\"journal\":{\"name\":\"2006 HPCMP Users Group Conference (HPCMP-UGC'06)\",\"volume\":\"81 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 HPCMP Users Group Conference (HPCMP-UGC'06)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HPCMP-UGC.2006.65\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 HPCMP Users Group Conference (HPCMP-UGC'06)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HPCMP-UGC.2006.65","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

vsipl++是vsipl++标准的高性能、并行、多平台实现,是一个用于矢量、信号和图像处理的开放式架构API。vsipl++允许用户开发可在多个平台上移植的信号处理应用程序,并可在不同的机器尺寸上扩展。这通过避免锁定到特定的供应商、平台或技术来降低程序风险。它允许程序选择最好的商用现货(COTS)技术,并且仍然利用技术更新周期。它降低了进度压力,使开发可以在嵌入式系统可用之前就开始低成本的商用系统,并允许开发在优化并行性能之前首先关注串行算法的正确性
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Sourcery VSIPL++ HPEC Benchmark Performance
Sourcery VSIPL++ is a high-performance, parallel, multi-platform implementation of the VSIPL++ standard, an open-architecture API for vector, signal, and image processing. Sourcery VSIPL++ allows users to develop signal-processing applications that are portable across multiple platforms and scalable across different machine sizes. This reduces program risk by avoiding lock-in to a particular vendor, platform, or technology. It allows programs to choose the best available commercial-off-the-shelf (COTS) technology and still take advantage of the technology refresh cycle. It lowers schedule pressure by enabling development to start on low-cost commodity systems before embedded systems are even available and by allowing development to initially focus on correctness of serial algorithms before optimizing for parallel performance
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信