Yue Liu, U. Vollenbruch, Yangjian Chen, C. Wicpalek, Linus Maurer, Z. Boos, Robert Weigel
{"title":"用于时间间隔测量的多级脉冲收缩时间-数字转换器","authors":"Yue Liu, U. Vollenbruch, Yangjian Chen, C. Wicpalek, Linus Maurer, Z. Boos, Robert Weigel","doi":"10.1109/ECWT.2007.4404018","DOIUrl":null,"url":null,"abstract":"This paper presents a new structure of Pulse Shrinking Time-to-Digital Converter (TDC) with 20 ps resolution which is implemented in Infineon 0.13 mum CMOS technology. The new interpolating multi-stage TDC with feedback loop and high speed counter accelerates the digitization of the input time interval and is appropriate as Phase Detector for Phase Locked Loop application. The interpolated multi-stage structure efficiently saves the chip area and power consumption. Its Full-Scale-Range (FSR) is about 5000 ps and its differential linearity errors are less than 0.52 LSB.","PeriodicalId":448587,"journal":{"name":"2007 European Conference on Wireless Technologies","volume":"77 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"29","resultStr":"{\"title\":\"Multi-stage Pulse Shrinking Time-to-Digital Converter for Time Interval Measurements\",\"authors\":\"Yue Liu, U. Vollenbruch, Yangjian Chen, C. Wicpalek, Linus Maurer, Z. Boos, Robert Weigel\",\"doi\":\"10.1109/ECWT.2007.4404018\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a new structure of Pulse Shrinking Time-to-Digital Converter (TDC) with 20 ps resolution which is implemented in Infineon 0.13 mum CMOS technology. The new interpolating multi-stage TDC with feedback loop and high speed counter accelerates the digitization of the input time interval and is appropriate as Phase Detector for Phase Locked Loop application. The interpolated multi-stage structure efficiently saves the chip area and power consumption. Its Full-Scale-Range (FSR) is about 5000 ps and its differential linearity errors are less than 0.52 LSB.\",\"PeriodicalId\":448587,\"journal\":{\"name\":\"2007 European Conference on Wireless Technologies\",\"volume\":\"77 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-12-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"29\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 European Conference on Wireless Technologies\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECWT.2007.4404018\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 European Conference on Wireless Technologies","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECWT.2007.4404018","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Multi-stage Pulse Shrinking Time-to-Digital Converter for Time Interval Measurements
This paper presents a new structure of Pulse Shrinking Time-to-Digital Converter (TDC) with 20 ps resolution which is implemented in Infineon 0.13 mum CMOS technology. The new interpolating multi-stage TDC with feedback loop and high speed counter accelerates the digitization of the input time interval and is appropriate as Phase Detector for Phase Locked Loop application. The interpolated multi-stage structure efficiently saves the chip area and power consumption. Its Full-Scale-Range (FSR) is about 5000 ps and its differential linearity errors are less than 0.52 LSB.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
