基于DE0-Nano - Altera Cyclone IV FPGA的数字集成电路低成本自动测试设备

Lahiru Nawarathna, Nalith Udugampola, Yasara Yasawardhana, Thilina W. Weerasinghe, S. Thayaparan
{"title":"基于DE0-Nano - Altera Cyclone IV FPGA的数字集成电路低成本自动测试设备","authors":"Lahiru Nawarathna, Nalith Udugampola, Yasara Yasawardhana, Thilina W. Weerasinghe, S. Thayaparan","doi":"10.1109/ICECIE52348.2021.9664695","DOIUrl":null,"url":null,"abstract":"With the advancement of technology, the digital Integrated Circuit (IC) design process has become more complex and denser. Hence, the IC testing procedure requires high-end test equipment to validate the accuracy and reliability of the manufactured components. Testers with such capabilities usually cost millions of dollars. In this paper, the authors have presented a low-cost hardware and software solution for digital IC testing. Digital ICs which operate under the 100MHz range can be easily tested in the digital domain with the FPGA-based test environment. The presented design comprises of a scalable architecture with a set of clock synchronized Altera DE0-Nano Field Programmable Gate Arrays (FPGAs) which handles the digital testing of Device Under Test (DUT) at a low cost. The digital test patterns are generated inside a computer, which transfers them to the FPGA environment and feeds them to DUT. The resulting patterns captured by the FPGAs are sent back to the computer, where they are compared with the expected results. The design prototype made by the authors of this paper consists of 48 digital input/ output channels which can source and capture bit streams parallelly to test digital ICs up to 100MHz frequency. Furthermore, the prototyped tester consists of electrical measuring instruments that can measure voltages with a 10mV accuracy and currents with a 10µA accuracy.","PeriodicalId":309754,"journal":{"name":"2021 3rd International Conference on Electrical, Control and Instrumentation Engineering (ICECIE)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-11-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Low-Cost Automatic Test Equipment for Digital ICs Using DE0-Nano - Altera Cyclone IV FPGA\",\"authors\":\"Lahiru Nawarathna, Nalith Udugampola, Yasara Yasawardhana, Thilina W. Weerasinghe, S. Thayaparan\",\"doi\":\"10.1109/ICECIE52348.2021.9664695\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"With the advancement of technology, the digital Integrated Circuit (IC) design process has become more complex and denser. Hence, the IC testing procedure requires high-end test equipment to validate the accuracy and reliability of the manufactured components. Testers with such capabilities usually cost millions of dollars. In this paper, the authors have presented a low-cost hardware and software solution for digital IC testing. Digital ICs which operate under the 100MHz range can be easily tested in the digital domain with the FPGA-based test environment. The presented design comprises of a scalable architecture with a set of clock synchronized Altera DE0-Nano Field Programmable Gate Arrays (FPGAs) which handles the digital testing of Device Under Test (DUT) at a low cost. The digital test patterns are generated inside a computer, which transfers them to the FPGA environment and feeds them to DUT. The resulting patterns captured by the FPGAs are sent back to the computer, where they are compared with the expected results. The design prototype made by the authors of this paper consists of 48 digital input/ output channels which can source and capture bit streams parallelly to test digital ICs up to 100MHz frequency. Furthermore, the prototyped tester consists of electrical measuring instruments that can measure voltages with a 10mV accuracy and currents with a 10µA accuracy.\",\"PeriodicalId\":309754,\"journal\":{\"name\":\"2021 3rd International Conference on Electrical, Control and Instrumentation Engineering (ICECIE)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-11-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 3rd International Conference on Electrical, Control and Instrumentation Engineering (ICECIE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECIE52348.2021.9664695\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 3rd International Conference on Electrical, Control and Instrumentation Engineering (ICECIE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECIE52348.2021.9664695","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

随着技术的进步,数字集成电路(IC)的设计过程变得越来越复杂和密集。因此,IC测试程序需要高端测试设备来验证制造组件的准确性和可靠性。拥有这种能力的测试器通常要花费数百万美元。本文提出了一种低成本的数字集成电路测试硬件和软件解决方案。使用基于fpga的测试环境,可以轻松地在数字域测试工作在100MHz范围内的数字ic。提出的设计包括一个可扩展的体系结构,具有一组时钟同步的Altera DE0-Nano现场可编程门阵列(fpga),它以低成本处理被测设备(DUT)的数字测试。数字测试模式在计算机内部生成,计算机将其传输到FPGA环境并将其馈送到DUT。由fpga捕获的结果模式被发送回计算机,在那里它们与预期结果进行比较。本文的设计原型由48个数字输入/输出通道组成,这些通道可以并行地输入和捕获比特流,以测试高达100MHz频率的数字ic。此外,原型测试仪由电气测量仪器组成,可以测量精度为10mV的电压和精度为10 μ a的电流。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Low-Cost Automatic Test Equipment for Digital ICs Using DE0-Nano - Altera Cyclone IV FPGA
With the advancement of technology, the digital Integrated Circuit (IC) design process has become more complex and denser. Hence, the IC testing procedure requires high-end test equipment to validate the accuracy and reliability of the manufactured components. Testers with such capabilities usually cost millions of dollars. In this paper, the authors have presented a low-cost hardware and software solution for digital IC testing. Digital ICs which operate under the 100MHz range can be easily tested in the digital domain with the FPGA-based test environment. The presented design comprises of a scalable architecture with a set of clock synchronized Altera DE0-Nano Field Programmable Gate Arrays (FPGAs) which handles the digital testing of Device Under Test (DUT) at a low cost. The digital test patterns are generated inside a computer, which transfers them to the FPGA environment and feeds them to DUT. The resulting patterns captured by the FPGAs are sent back to the computer, where they are compared with the expected results. The design prototype made by the authors of this paper consists of 48 digital input/ output channels which can source and capture bit streams parallelly to test digital ICs up to 100MHz frequency. Furthermore, the prototyped tester consists of electrical measuring instruments that can measure voltages with a 10mV accuracy and currents with a 10µA accuracy.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信