一种新型的数字控制DC/DC变换器以改善其稳态性能

INTELEC 06 - Twenty-Eighth International Telecommunications Energy Conference Pub Date : 2006-12-04 DOI:10.1109/INTLEC.2006.251653

V. Boscaino, G. Di Blasi, P. Livreri, F. Marino, M. Minieri

{"title":"一种新型的数字控制DC/DC变换器以改善其稳态性能","authors":"V. Boscaino, G. Di Blasi, P. Livreri, F. Marino, M. Minieri","doi":"10.1109/INTLEC.2006.251653","DOIUrl":null,"url":null,"abstract":"This paper describes an innovative digital PWM control implementation for low voltage, high current DC-DC converters. The proposed technique, based on the use of a low resolution DAC, improves steady-state performances, minimizing limit cycle effects. The novel technique is tested on a FPGA-based single phase buck converter operating at 250 kHz. A detailed description of the proposed architecture is given and test results, simulation and experimental ones, are shown","PeriodicalId":356699,"journal":{"name":"INTELEC 06 - Twenty-Eighth International Telecommunications Energy Conference","volume":"45 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-12-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"A novel digital control for DC/DC converters to improve steady-state performances\",\"authors\":\"V. Boscaino, G. Di Blasi, P. Livreri, F. Marino, M. Minieri\",\"doi\":\"10.1109/INTLEC.2006.251653\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes an innovative digital PWM control implementation for low voltage, high current DC-DC converters. The proposed technique, based on the use of a low resolution DAC, improves steady-state performances, minimizing limit cycle effects. The novel technique is tested on a FPGA-based single phase buck converter operating at 250 kHz. A detailed description of the proposed architecture is given and test results, simulation and experimental ones, are shown\",\"PeriodicalId\":356699,\"journal\":{\"name\":\"INTELEC 06 - Twenty-Eighth International Telecommunications Energy Conference\",\"volume\":\"45 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-12-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"INTELEC 06 - Twenty-Eighth International Telecommunications Energy Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/INTLEC.2006.251653\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"INTELEC 06 - Twenty-Eighth International Telecommunications Energy Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/INTLEC.2006.251653","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 6

摘要

本文介绍了一种新颖的用于低电压、大电流DC-DC变换器的数字PWM控制实现。该技术基于低分辨率DAC的使用，提高了稳态性能，最大限度地减少了极限环效应。在工作频率为250khz的基于fpga的单相降压变换器上进行了测试。对所提出的结构进行了详细的描述，并给出了仿真和实验结果

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A novel digital control for DC/DC converters to improve steady-state performances

This paper describes an innovative digital PWM control implementation for low voltage, high current DC-DC converters. The proposed technique, based on the use of a low resolution DAC, improves steady-state performances, minimizing limit cycle effects. The novel technique is tested on a FPGA-based single phase buck converter operating at 250 kHz. A detailed description of the proposed architecture is given and test results, simulation and experimental ones, are shown

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

INTELEC 06 - Twenty-Eighth International Telecommunications Energy Conference

自引率

0.00%

发文量