基于高级故障模型的NoC交换机在线故障检测与诊断

22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007) Pub Date : 2007-09-26 DOI:10.1109/DFT.2007.55

Armin Alaghi, Naghmeh Karimi, Mahshid Sedghi, Z. Navabi

{"title":"基于高级故障模型的NoC交换机在线故障检测与诊断","authors":"Armin Alaghi, Naghmeh Karimi, Mahshid Sedghi, Z. Navabi","doi":"10.1109/DFT.2007.55","DOIUrl":null,"url":null,"abstract":"This paper presents an efficient method for online testing of NoC switches. This method deals with control faults of NoC switches; i.e. the routing faults which cause NoC packets to be sent to output ports not intended to. A high level fault model has been proposed in this paper to model switch routing faults. The proposed method is evaluated by fault simulation that is based on our high-level fault model. This simulation and evaluation environment is modeled at the transaction level in VHDL.","PeriodicalId":259700,"journal":{"name":"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"80","resultStr":"{\"title\":\"Online NoC Switch Fault Detection and Diagnosis Using a High Level Fault Model\",\"authors\":\"Armin Alaghi, Naghmeh Karimi, Mahshid Sedghi, Z. Navabi\",\"doi\":\"10.1109/DFT.2007.55\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an efficient method for online testing of NoC switches. This method deals with control faults of NoC switches; i.e. the routing faults which cause NoC packets to be sent to output ports not intended to. A high level fault model has been proposed in this paper to model switch routing faults. The proposed method is evaluated by fault simulation that is based on our high-level fault model. This simulation and evaluation environment is modeled at the transaction level in VHDL.\",\"PeriodicalId\":259700,\"journal\":{\"name\":\"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-09-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"80\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DFT.2007.55\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFT.2007.55","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 80

摘要

本文提出了一种有效的NoC开关在线测试方法。该方法处理NoC开关的控制故障;例如，路由错误导致NoC数据包被发送到不打算发送的输出端口。本文提出了一种高级故障模型来模拟交换机路由故障。通过基于高级故障模型的故障仿真对该方法进行了评价。该仿真和评估环境在VHDL的事务级上建模。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Online NoC Switch Fault Detection and Diagnosis Using a High Level Fault Model

This paper presents an efficient method for online testing of NoC switches. This method deals with control faults of NoC switches; i.e. the routing faults which cause NoC packets to be sent to output ports not intended to. A high level fault model has been proposed in this paper to model switch routing faults. The proposed method is evaluated by fault simulation that is based on our high-level fault model. This simulation and evaluation environment is modeled at the transaction level in VHDL.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)

自引率

0.00%

发文量