具有位串行操作的脉冲编码神经网络硬件数字框架

7th International Conference on Hybrid Intelligent Systems (HIS 2007) Pub Date : 2007-09-17 DOI:10.1109/HIS.2007.24

Tim Kaulmann, Deniz Dikmen, U. Rückert

{"title":"具有位串行操作的脉冲编码神经网络硬件数字框架","authors":"Tim Kaulmann, Deniz Dikmen, U. Rückert","doi":"10.1109/HIS.2007.24","DOIUrl":null,"url":null,"abstract":"This publication presents a digital framework for building up pulse coded neural networks with leaky integrate-and-fire neurons and static synapses as well as dynamic synapses. The system, including a novel communication infrastructure, is mainly focused on ASIC synthesis but also shows a small footprint on Virtex2(Pro) FPGAs. Its bit-serial operation has been verified by simulations.","PeriodicalId":359991,"journal":{"name":"7th International Conference on Hybrid Intelligent Systems (HIS 2007)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A Digital Framework for Pulse Coded Neural Network Hardware with Bit-Serial Operation\",\"authors\":\"Tim Kaulmann, Deniz Dikmen, U. Rückert\",\"doi\":\"10.1109/HIS.2007.24\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This publication presents a digital framework for building up pulse coded neural networks with leaky integrate-and-fire neurons and static synapses as well as dynamic synapses. The system, including a novel communication infrastructure, is mainly focused on ASIC synthesis but also shows a small footprint on Virtex2(Pro) FPGAs. Its bit-serial operation has been verified by simulations.\",\"PeriodicalId\":359991,\"journal\":{\"name\":\"7th International Conference on Hybrid Intelligent Systems (HIS 2007)\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"7th International Conference on Hybrid Intelligent Systems (HIS 2007)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HIS.2007.24\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"7th International Conference on Hybrid Intelligent Systems (HIS 2007)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HIS.2007.24","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

本出版物提出了一个数字框架，用于建立脉冲编码神经网络与泄漏集成和火神经元和静态突触以及动态突触。该系统包括一个新颖的通信基础设施，主要集中在ASIC合成上，但在Virtex2(Pro) fpga上也显示出很小的占地面积。通过仿真验证了该算法的位串行运算。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Digital Framework for Pulse Coded Neural Network Hardware with Bit-Serial Operation

This publication presents a digital framework for building up pulse coded neural networks with leaky integrate-and-fire neurons and static synapses as well as dynamic synapses. The system, including a novel communication infrastructure, is mainly focused on ASIC synthesis but also shows a small footprint on Virtex2(Pro) FPGAs. Its bit-serial operation has been verified by simulations.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

7th International Conference on Hybrid Intelligent Systems (HIS 2007)

自引率

0.00%

发文量