JLT离子/离合比对结构参数敏感性的研究

Madhabi Ganguly, Subhro Ghosal, D. Ghosh
{"title":"JLT离子/离合比对结构参数敏感性的研究","authors":"Madhabi Ganguly, Subhro Ghosal, D. Ghosh","doi":"10.1109/EDKCON.2018.8770477","DOIUrl":null,"url":null,"abstract":"As channel lengths are scaled down to the sub-30nm regime for improved performance and cost per function, the conventional Metal Oxide Semiconductor (MOS) Field Effect Transistor (FET) would require super-steep doping profiles at the sourcechannel and channel-drain junctions to satisfy parametric constraints. Device architectures that do not have any junctions in the source-channel-drain path will therefore be of interest for scaling to ultra-short channel lengths. The Junction-less transistor, comprised of an isolated ultra-thin highly-doped device layer whose volume is fully depleted in the OFF state and is around flat- band in the ON state, is one such device. Such a structure overcomes the stringent technological requirement of an ultra-sharp grading profile required for nano-scale MOSFETs. A key factor determining the effectiveness of such nano-scale devices is their effectiveness as a switch for which the ION/IOFF ratio is a critical parameter. In this work we have studied the relative sensitivity of the ION/IOFF ratio to variations in several structural parameters of the device namely channel width, and composition of the dielectric layer, material composition of the channel region (i.e. Si vis-à-vis SiGe), doping concentration of the channel region, non-uniformity in the doping profile etc. We demonstrate through device simulations that replacement of Si with Si-Ge leads to an improvement in performance. The most notable change has been observed by using a vertically graded doping profile as opposed to the original proposed uniformly doped channel.","PeriodicalId":344143,"journal":{"name":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Study on Sensitivity of ION/IOFF Ratio of JLT to Structural Parameters\",\"authors\":\"Madhabi Ganguly, Subhro Ghosal, D. Ghosh\",\"doi\":\"10.1109/EDKCON.2018.8770477\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As channel lengths are scaled down to the sub-30nm regime for improved performance and cost per function, the conventional Metal Oxide Semiconductor (MOS) Field Effect Transistor (FET) would require super-steep doping profiles at the sourcechannel and channel-drain junctions to satisfy parametric constraints. Device architectures that do not have any junctions in the source-channel-drain path will therefore be of interest for scaling to ultra-short channel lengths. The Junction-less transistor, comprised of an isolated ultra-thin highly-doped device layer whose volume is fully depleted in the OFF state and is around flat- band in the ON state, is one such device. Such a structure overcomes the stringent technological requirement of an ultra-sharp grading profile required for nano-scale MOSFETs. A key factor determining the effectiveness of such nano-scale devices is their effectiveness as a switch for which the ION/IOFF ratio is a critical parameter. In this work we have studied the relative sensitivity of the ION/IOFF ratio to variations in several structural parameters of the device namely channel width, and composition of the dielectric layer, material composition of the channel region (i.e. Si vis-à-vis SiGe), doping concentration of the channel region, non-uniformity in the doping profile etc. We demonstrate through device simulations that replacement of Si with Si-Ge leads to an improvement in performance. The most notable change has been observed by using a vertically graded doping profile as opposed to the original proposed uniformly doped channel.\",\"PeriodicalId\":344143,\"journal\":{\"name\":\"2018 IEEE Electron Devices Kolkata Conference (EDKCON)\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE Electron Devices Kolkata Conference (EDKCON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDKCON.2018.8770477\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDKCON.2018.8770477","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

随着通道长度缩小到30nm以下,以提高性能和每个功能的成本,传统的金属氧化物半导体(MOS)场效应晶体管(FET)将需要在源通道和通道漏极结处使用超陡的掺杂曲线来满足参数限制。因此,在源-通道-漏极路径中没有任何连接的器件架构将对扩展到超短通道长度感兴趣。无结晶体管就是这样一种器件,它由一个孤立的超薄高掺杂器件层组成,其体积在OFF状态下完全耗尽,在ON状态下处于平带附近。这种结构克服了纳米级mosfet所需的超尖锐分级轮廓的严格技术要求。决定这种纳米级器件有效性的一个关键因素是它们作为开关的有效性,其中离子/IOFF比是一个关键参数。在这项工作中,我们研究了离子/IOFF比对器件的几个结构参数变化的相对灵敏度,即通道宽度,介电层的组成,通道区域的材料组成(即Si vis-à-vis SiGe),通道区域的掺杂浓度,掺杂剖面的不均匀性等。我们通过器件模拟证明,用Si- ge代替Si可以改善性能。最显著的变化已经被观察到使用垂直梯度掺杂剖面,而不是原来提出的均匀掺杂通道。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Study on Sensitivity of ION/IOFF Ratio of JLT to Structural Parameters
As channel lengths are scaled down to the sub-30nm regime for improved performance and cost per function, the conventional Metal Oxide Semiconductor (MOS) Field Effect Transistor (FET) would require super-steep doping profiles at the sourcechannel and channel-drain junctions to satisfy parametric constraints. Device architectures that do not have any junctions in the source-channel-drain path will therefore be of interest for scaling to ultra-short channel lengths. The Junction-less transistor, comprised of an isolated ultra-thin highly-doped device layer whose volume is fully depleted in the OFF state and is around flat- band in the ON state, is one such device. Such a structure overcomes the stringent technological requirement of an ultra-sharp grading profile required for nano-scale MOSFETs. A key factor determining the effectiveness of such nano-scale devices is their effectiveness as a switch for which the ION/IOFF ratio is a critical parameter. In this work we have studied the relative sensitivity of the ION/IOFF ratio to variations in several structural parameters of the device namely channel width, and composition of the dielectric layer, material composition of the channel region (i.e. Si vis-à-vis SiGe), doping concentration of the channel region, non-uniformity in the doping profile etc. We demonstrate through device simulations that replacement of Si with Si-Ge leads to an improvement in performance. The most notable change has been observed by using a vertically graded doping profile as opposed to the original proposed uniformly doped channel.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信