D. Solomon, R. Adams, M. Lanka, K. Berry, S. El-Kilani
{"title":"工艺变化对MCM-D互连性能的影响","authors":"D. Solomon, R. Adams, M. Lanka, K. Berry, S. El-Kilani","doi":"10.1109/IEMT.1993.398189","DOIUrl":null,"url":null,"abstract":"The performance of thin film interconnects is dependent upon successful interaction between design and the fabrication process. The functional verification of process tolerances to achieve the originally simulated design requirements is addressed. Variational analysis results about the nominal design value are presented and compared with initial simulation results. Interconnect capacitance and impedance variations as a function of conductor and dielectric geometry are shown. The analysis shows that the process is capable of giving an impedance within 10% of the nominal design value.<<ETX>>","PeriodicalId":206206,"journal":{"name":"Proceedings of 15th IEEE/CHMT International Electronic Manufacturing Technology Symposium","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The effects of process variations on the performance of MCM-D interconnects\",\"authors\":\"D. Solomon, R. Adams, M. Lanka, K. Berry, S. El-Kilani\",\"doi\":\"10.1109/IEMT.1993.398189\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The performance of thin film interconnects is dependent upon successful interaction between design and the fabrication process. The functional verification of process tolerances to achieve the originally simulated design requirements is addressed. Variational analysis results about the nominal design value are presented and compared with initial simulation results. Interconnect capacitance and impedance variations as a function of conductor and dielectric geometry are shown. The analysis shows that the process is capable of giving an impedance within 10% of the nominal design value.<<ETX>>\",\"PeriodicalId\":206206,\"journal\":{\"name\":\"Proceedings of 15th IEEE/CHMT International Electronic Manufacturing Technology Symposium\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-10-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 15th IEEE/CHMT International Electronic Manufacturing Technology Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEMT.1993.398189\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 15th IEEE/CHMT International Electronic Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1993.398189","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The effects of process variations on the performance of MCM-D interconnects
The performance of thin film interconnects is dependent upon successful interaction between design and the fabrication process. The functional verification of process tolerances to achieve the originally simulated design requirements is addressed. Variational analysis results about the nominal design value are presented and compared with initial simulation results. Interconnect capacitance and impedance variations as a function of conductor and dielectric geometry are shown. The analysis shows that the process is capable of giving an impedance within 10% of the nominal design value.<>