一个11位非线性插值DAC的设计与实现

International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. Pub Date : 2006-10-16 DOI:10.1080/00207210701827855

S. Eisa, K. Shehata, H. Ragai

{"title":"一个11位非线性插值DAC的设计与实现","authors":"S. Eisa, K. Shehata, H. Ragai","doi":"10.1080/00207210701827855","DOIUrl":null,"url":null,"abstract":"In this paper a novel design of an 11 bit digital-to-analog converter (DAC) is introduced. The design is to be integrated in a direct digital frequency synthesizer (DDKS). The designing of a DAC is critical due to its poor performance and low speed. The proposed design consists of three modules, a linear DAC, a nonlinear DAC and a nonlinear interpolation DAC. Each module contributes in enhancing the DAC performance. The DAC is integrated and simulated using Mentor Graphic tools. The simulation was done using a 3.3V, 0.35mu CMOS technology","PeriodicalId":399250,"journal":{"name":"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.","volume":"&NA; 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Design and implementation of an 11-bit non-linear interpolation DAC\",\"authors\":\"S. Eisa, K. Shehata, H. Ragai\",\"doi\":\"10.1080/00207210701827855\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper a novel design of an 11 bit digital-to-analog converter (DAC) is introduced. The design is to be integrated in a direct digital frequency synthesizer (DDKS). The designing of a DAC is critical due to its poor performance and low speed. The proposed design consists of three modules, a linear DAC, a nonlinear DAC and a nonlinear interpolation DAC. Each module contributes in enhancing the DAC performance. The DAC is integrated and simulated using Mentor Graphic tools. The simulation was done using a 3.3V, 0.35mu CMOS technology\",\"PeriodicalId\":399250,\"journal\":{\"name\":\"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.\",\"volume\":\"&NA; 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-10-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1080/00207210701827855\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1080/00207210701827855","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

本文介绍了一种新型的11位数模转换器(DAC)的设计。该设计将集成在直接数字频率合成器(DDKS)中。由于DAC的性能差、速度慢，其设计至关重要。本设计由线性DAC、非线性DAC和非线性插值DAC三个模块组成。每个模块都有助于提高DAC的性能。使用Mentor Graphic工具集成和模拟DAC。仿真采用3.3V, 0.35mu CMOS技术完成

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Design and implementation of an 11-bit non-linear interpolation DAC

In this paper a novel design of an 11 bit digital-to-analog converter (DAC) is introduced. The design is to be integrated in a direct digital frequency synthesizer (DDKS). The designing of a DAC is critical due to its poor performance and low speed. The proposed design consists of three modules, a linear DAC, a nonlinear DAC and a nonlinear interpolation DAC. Each module contributes in enhancing the DAC performance. The DAC is integrated and simulated using Mentor Graphic tools. The simulation was done using a 3.3V, 0.35mu CMOS technology

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.

自引率

0.00%

发文量