A case against event-driven simulation for digital system design

The author argues that the electronic design community too often tries to apply discrete event simulation technology, such as VHDL, to applications for which it is ill-suited. In particular he considers the simulation of synchronous digital designs, and reports two orders of magnitude speed improvement by using compiled simulation instead. The basic design of a simple compiled simulator is outlined.<>