Juan Felipe Medina Lee, J. Montenegro, Catalina Munoz Morales, Alexander López Parrado, J. J. Gutiérrez
{"title":"基于FPGA的GMSK通信系统的实现","authors":"Juan Felipe Medina Lee, J. Montenegro, Catalina Munoz Morales, Alexander López Parrado, J. J. Gutiérrez","doi":"10.1109/LASCAS.2011.5750316","DOIUrl":null,"url":null,"abstract":"This paper presents the design and implementation of a complete communication system using the GMSK modulation scheme. The hardware is described in VHDL and implemented on Altera FPGA. Additionally, each block used to perform the implementation is completely described accomplishing all the requirements of this kind of modulation. Mueller & Müller algorithm is also performed to ensure timing synchronization between transmitter and receiver. This communication system was developed with educational purposes.","PeriodicalId":137269,"journal":{"name":"2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-04-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"Implementation of a GMSK communication system on FPGA\",\"authors\":\"Juan Felipe Medina Lee, J. Montenegro, Catalina Munoz Morales, Alexander López Parrado, J. J. Gutiérrez\",\"doi\":\"10.1109/LASCAS.2011.5750316\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design and implementation of a complete communication system using the GMSK modulation scheme. The hardware is described in VHDL and implemented on Altera FPGA. Additionally, each block used to perform the implementation is completely described accomplishing all the requirements of this kind of modulation. Mueller & Müller algorithm is also performed to ensure timing synchronization between transmitter and receiver. This communication system was developed with educational purposes.\",\"PeriodicalId\":137269,\"journal\":{\"name\":\"2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS)\",\"volume\":\"21 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-04-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/LASCAS.2011.5750316\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LASCAS.2011.5750316","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9
摘要
本文介绍了一个采用GMSK调制方案的完整通信系统的设计与实现。硬件用VHDL语言描述，在Altera FPGA上实现。此外，用于执行实现的每个块都完整地描述了实现这种调制的所有要求。同时采用Mueller & m ller算法，保证收发端定时同步。这个通讯系统是为教育目的而开发的。
Implementation of a GMSK communication system on FPGA
This paper presents the design and implementation of a complete communication system using the GMSK modulation scheme. The hardware is described in VHDL and implemented on Altera FPGA. Additionally, each block used to perform the implementation is completely described accomplishing all the requirements of this kind of modulation. Mueller & Müller algorithm is also performed to ensure timing synchronization between transmitter and receiver. This communication system was developed with educational purposes.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
