一种用于超低功耗lsi的无电阻带隙参考元件,具有改进的PTAT发生器

Hong Zhang, Dong Li, Qing Wang, Jie Zhang, Chong Li, Ruizhi Zhang
{"title":"一种用于超低功耗lsi的无电阻带隙参考元件,具有改进的PTAT发生器","authors":"Hong Zhang, Dong Li, Qing Wang, Jie Zhang, Chong Li, Ruizhi Zhang","doi":"10.1109/FTFC.2014.6828605","DOIUrl":null,"url":null,"abstract":"A resistor-less bandgap reference (BGR) for ultra-low power large-scale integrations (LSIs) is proposed in this paper. The BGR consists of a nano-ampere current reference circuit, a complementary-to-absolute-temperature (CTAT) voltage generator based on a diode connected MOSFET operating in subthreshold region, and a proportional-to-absolute-temperature (PTAT) voltage generator. A new topology that combines two mechanisms to generate PTAT voltage is proposed for the first stage of the PTAT generator, which can achieve higher slope in the voltage-temperature characteristics. Therefore, only 3 sub-stages are required in the PTAT generator, and both power dissipation and chip area can be reduced. The BGR is designed in a 0.35-μm CMOS process. Simulated results show that the BGR achieves a 1.1-V reference voltage with best temperature coefficient of 35 ppm/°C, while consuming only 40-nA under a 3.3 V power supply.","PeriodicalId":138166,"journal":{"name":"2014 IEEE Faible Tension Faible Consommation","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-05-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A resistor-less bandgap reference with improved PTAT generator for ultra-low-power LSIs\",\"authors\":\"Hong Zhang, Dong Li, Qing Wang, Jie Zhang, Chong Li, Ruizhi Zhang\",\"doi\":\"10.1109/FTFC.2014.6828605\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A resistor-less bandgap reference (BGR) for ultra-low power large-scale integrations (LSIs) is proposed in this paper. The BGR consists of a nano-ampere current reference circuit, a complementary-to-absolute-temperature (CTAT) voltage generator based on a diode connected MOSFET operating in subthreshold region, and a proportional-to-absolute-temperature (PTAT) voltage generator. A new topology that combines two mechanisms to generate PTAT voltage is proposed for the first stage of the PTAT generator, which can achieve higher slope in the voltage-temperature characteristics. Therefore, only 3 sub-stages are required in the PTAT generator, and both power dissipation and chip area can be reduced. The BGR is designed in a 0.35-μm CMOS process. Simulated results show that the BGR achieves a 1.1-V reference voltage with best temperature coefficient of 35 ppm/°C, while consuming only 40-nA under a 3.3 V power supply.\",\"PeriodicalId\":138166,\"journal\":{\"name\":\"2014 IEEE Faible Tension Faible Consommation\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-05-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE Faible Tension Faible Consommation\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/FTFC.2014.6828605\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE Faible Tension Faible Consommation","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FTFC.2014.6828605","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

提出了一种用于超低功耗大规模集成电路(lsi)的无电阻带隙基准电路(BGR)。BGR由一个纳米安培电流参考电路、一个基于二极管连接的工作在亚阈值区域的MOSFET的互补-绝对温度(CTAT)电压发生器和一个比例-绝对温度(PTAT)电压发生器组成。提出了一种结合两种机制产生PTAT电压的新拓扑结构,用于PTAT发生器的第一级,可以实现更高的电压-温度特性斜率。因此,在PTAT发电机中只需要3个子级,就可以减小功耗和芯片面积。BGR采用0.35 μm CMOS工艺设计。仿真结果表明,在3.3 V电源下,BGR的参考电压为1.1 V,最佳温度系数为35 ppm/°C,功耗仅为40 na。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A resistor-less bandgap reference with improved PTAT generator for ultra-low-power LSIs
A resistor-less bandgap reference (BGR) for ultra-low power large-scale integrations (LSIs) is proposed in this paper. The BGR consists of a nano-ampere current reference circuit, a complementary-to-absolute-temperature (CTAT) voltage generator based on a diode connected MOSFET operating in subthreshold region, and a proportional-to-absolute-temperature (PTAT) voltage generator. A new topology that combines two mechanisms to generate PTAT voltage is proposed for the first stage of the PTAT generator, which can achieve higher slope in the voltage-temperature characteristics. Therefore, only 3 sub-stages are required in the PTAT generator, and both power dissipation and chip area can be reduced. The BGR is designed in a 0.35-μm CMOS process. Simulated results show that the BGR achieves a 1.1-V reference voltage with best temperature coefficient of 35 ppm/°C, while consuming only 40-nA under a 3.3 V power supply.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信