Sabeeh Abdul Rehman, Z. Jeffrey, Yichuang Sun, Oluyomi Simpson
{"title":"一种用于图像处理的Shift-Add分段混合近似乘法器","authors":"Sabeeh Abdul Rehman, Z. Jeffrey, Yichuang Sun, Oluyomi Simpson","doi":"10.1109/ISCV54655.2022.9806097","DOIUrl":null,"url":null,"abstract":"In this paper, a new shift-add segmented hybrid approximated (SASHA) multiplier for image processing applications is proposed. The new multiplier uses segmentation to achieve high performance in power reduction and accuracy of results. It segments the operands and most significant bits. Three hardware implementations of the 2-bit, 4-bit and 6-bit SASHA approximate multiplier are presented in this paper. The power consumption and accuracy of the proposed multipliers are evaluated by comparing performance with non-approximated multipliers using different design parameters. Experimental results show that the accuracy in terms of mean relative error percentage of 2-bit, 4-bit and 6-bit SASHA have minimum impact on the performance of image processing applications such as edge detection of an image. Additionally, a reduction of signal and logic power consumption is observed.","PeriodicalId":426665,"journal":{"name":"2022 International Conference on Intelligent Systems and Computer Vision (ISCV)","volume":"18 Suppl 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-05-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"SASHA: A Shift-Add Segmented Hybrid Approximated Multiplier for Image Processing\",\"authors\":\"Sabeeh Abdul Rehman, Z. Jeffrey, Yichuang Sun, Oluyomi Simpson\",\"doi\":\"10.1109/ISCV54655.2022.9806097\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a new shift-add segmented hybrid approximated (SASHA) multiplier for image processing applications is proposed. The new multiplier uses segmentation to achieve high performance in power reduction and accuracy of results. It segments the operands and most significant bits. Three hardware implementations of the 2-bit, 4-bit and 6-bit SASHA approximate multiplier are presented in this paper. The power consumption and accuracy of the proposed multipliers are evaluated by comparing performance with non-approximated multipliers using different design parameters. Experimental results show that the accuracy in terms of mean relative error percentage of 2-bit, 4-bit and 6-bit SASHA have minimum impact on the performance of image processing applications such as edge detection of an image. Additionally, a reduction of signal and logic power consumption is observed.\",\"PeriodicalId\":426665,\"journal\":{\"name\":\"2022 International Conference on Intelligent Systems and Computer Vision (ISCV)\",\"volume\":\"18 Suppl 2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-05-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 International Conference on Intelligent Systems and Computer Vision (ISCV)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCV54655.2022.9806097\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 International Conference on Intelligent Systems and Computer Vision (ISCV)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCV54655.2022.9806097","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
SASHA: A Shift-Add Segmented Hybrid Approximated Multiplier for Image Processing
In this paper, a new shift-add segmented hybrid approximated (SASHA) multiplier for image processing applications is proposed. The new multiplier uses segmentation to achieve high performance in power reduction and accuracy of results. It segments the operands and most significant bits. Three hardware implementations of the 2-bit, 4-bit and 6-bit SASHA approximate multiplier are presented in this paper. The power consumption and accuracy of the proposed multipliers are evaluated by comparing performance with non-approximated multipliers using different design parameters. Experimental results show that the accuracy in terms of mean relative error percentage of 2-bit, 4-bit and 6-bit SASHA have minimum impact on the performance of image processing applications such as edge detection of an image. Additionally, a reduction of signal and logic power consumption is observed.